EEWORLDEEWORLDEEWORLD

Part Number

Search

ST72323LK1T5/XXX

Description
8-BIT, MROM, 8MHz, MICROCONTROLLER, PQFP32, 7 X 7 MM, PLASTIC, LQFP-32
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size3MB,167 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

ST72323LK1T5/XXX Overview

8-BIT, MROM, 8MHz, MICROCONTROLLER, PQFP32, 7 X 7 MM, PLASTIC, LQFP-32

ST72323LK1T5/XXX Parametric

Parameter NameAttribute value
Objectid2120046808
Parts packaging codeQFP
package instruction7 X 7 MM, PLASTIC, LQFP-32
Contacts32
Reach Compliance Codecompliant
Has ADCYES
Address bus width
bit size8
CPU seriesST72
maximum clock frequency16 MHz
DAC channelNO
DMA channelNO
External data bus width
JESD-30 codeS-PQFP-G32
length7 mm
Number of I/O lines24
Number of terminals32
On-chip program ROM width8
Maximum operating temperature85 °C
Minimum operating temperature-10 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
power supply3 V
Certification statusNot Qualified
RAM (bytes)384
rom(word)4096
ROM programmabilityMROM
Maximum seat height1.6 mm
speed8 MHz
Maximum supply voltage3.6 V
Minimum supply voltage2.85 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
width7 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
ST72323
ST72323L
3 V/5 V range 8-bit MCU with 4/8 Kbyte ROM,
10-bit ADC, four timers and SPI
Features
Memories
– 4/8K ROM with read-out protection
capability
– 384 bytes RAM
– Compatible with Flash superset
ST72F324B
Clock, reset and supply management
– Clock sources: crystal/ceramic resonator
oscillators, internal RC oscillator and
bypass for external clock
– Four power saving modes: Halt, Active-
Halt, Wait and Slow
Interrupt management
– Nested interrupt controller
– 10 interrupt vectors plus TRAP and RESET
– 9/6 external interrupt lines (on 4 vectors)
Up to 32 I/O ports
– 32/24 multifunctional bidirectional I/O lines
– 22/17 alternate function lines
– 12/10 high sink outputs
4 Timers
– Main clock controller with: real-time base,
beep and clock-out capabilities
– Configurable watchdog timer
– 16-bit timer A with: 1 input capture, 1 output
compare, external clock input, PWM and
pulse generator modes
– 16-bit timer B with: 2 input captures, 2
output compares, PWM and pulse
generator modes
LQFP44
10 x 10
LQFP48
7x7
LQFP32
7x7
SO34
SDIP32
400 mil
Communications interface
– SPI synchronous serial interface
1 analog peripheral (low-current coupling)
– 10-bit ADC with up to 12 robust input ports
Instruction set
– 8-bit data manipulation
– 63 basic instructions
– 17 main addressing modes
– 8 x 8 unsigned multiply instruction
Development tools
– Full hardware/software development
package
– In-circuit testing capability
June 2008
Rev 3
1/167
www.st.com
1
On the problem of indirectly measuring the crankshaft angle of motorcycles using linear Hall
As the title says... I am working on a project recently. I want to use a curved magnet and a linear Hall sensor to accurately measure the crankshaft angle. The curved magnet is installed on a small ch...
fosullx Sensor
CPLD Motor Control Project Outsourcing
Project description: Motor type: DC motor (50-60w) Requirements: 1. Use cpld to implement a PWM controller with adjustable duty cycle. 2. Use cpld to implement the motor quadrature encoder interface. ...
jy00113358 FPGA/CPLD
Help~~~
I have a program under VC, but it always fails when transplanted to EVC. I would like to ask experts for help~~ High score~~~ The program is a TCP server and a TCP client. I only need to transplant th...
肯清 Embedded System
How to learn embedded system?
I have only been exposed to embedded systems for a short time, and I feel like there are a lot of things to learn, such as system kernel, ARM chips, and programming knowledge. Now I really don’t know ...
诵文 Embedded System
Photovoltaic power generation paper
:) Share with everyone...
huangwz3171 Power technology
FPGA collects CCD images (via USB interface) and displays them on VGA
Mr. Xia, how do you write the veilog program code for the above title? I need an urgent solution. Thank you very much!...
guilai_song FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1422  1046  2161  1531  1791  29  22  44  31  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号