PLL205-01
Motherboard Clock Generator for AMD - K7
FEATURES
•
•
•
•
•
•
•
•
•
•
Generates all clock frequencies for VIA K7 chip
sets requiring multiple CPU clocks and high
speed SDRAM buffers.
Support one pair of differential CPU clocks, one
open-drain CPU, 6 PCI and 13 high-speed
SDRAM buffers for 3-DIMM applications.
One 24_48MHz clock and one 48MHz clock.
Two14.318MHz reference clocks.
Power management control to stop CPU, and
Power down Mode from I2C programming.
Support 2-wire I2C serial bus interface with built-
in Vendor ID, Device ID and Revision ID.
Single byte micro-step linear Frequency Progra-
mming via I2C with Glitch free smooth switching.
Spread Spectrum
±0.25%
center spread, 0 to
−0.5%
downspread.
50% duty cycle with low jitter.
Available in 300 mil 48 pin SSOP.
PIN CONFIGURATION
VDD0
REF0//CPU_STOP#^
GND
XIN
XOUT
VDD1
PCI5/MODE*^
PCI0/FS3*^
GND
PCI1/SEL24_48*^
PCI2
PCI3
PCI4
VDD2
SDRAMIN
GND
SDRAM11
SDRAM10
VDD3
SDRAM9
SDRAM8
GND
SDATA
SCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF1/FS2*^
GND
CPUT1
GND
CPUC0
CPUT0
VDD3
PD#^
SDRAM12
GND
SDRAM0
SDRAM1
VDD3
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDD3
SDRAM6
SDRAM7
VDD4
48MHz/FS0*^
24_48MHz/FS1*^
Note: ^:
Pull up,
#:
Active Low
*
: Bi-directional latched at power-up
PLL205-01
BLOCK DIAGRAM
I/O MODE CONFIGURATION
MODE (Pin 7)
VDD1
XIN
XOUT
XTAL
OSC
REF(0:1)
PIN 2
REF0
CPU_STOP
1 (OUTPUT)
0 (INPUT)
CPUT(0:1)
POWER GROUP
•
•
•
•
•
VDD0: PLL CORE
VDD1: REF(0:1), XIN, XOUT
VDD2: PCI(0:5)
VDD3: SDRAM(0:12)
VDD4: 48MHz, 24_48MHz
SDATA
SCLK
FS (0:3)*
I2C
Logic
Control
Logic
CPUC0
VDD2
PCI(0:4)
PLL1
SST
PCI5
VDD4
48Mhz
PLL2
PD
KEY SPECIFICATIONS
•
•
•
•
•
CPU Cycle to Cycle jitter: 250ps.
PCI to PCI output skew: 500ps.
CPU to CPU output skew:
±175ps
SDRAM to SDRAM output skew: 250ps.
CPU to PCI skew (CPU leads): 0 ~ 3 ns.
÷2
24_48Mhz
VDD3
SDRAM(0:11)
SDRAMIN
SDRAM12
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 03/07/00 Page 1
PLL205-01
Motherboard Clock Generator for AMD - K7
PIN DESCRIPTIONS
Name
VDD0
VDD1
VDD2
VDD3
VDD4
GND
XIN
XOUT
REF0//CPU_STOP
Number
1
6
14
19,30,36,42
27
3,9,16,22,
33,39,45,47
4
5
2
Type
P
P
P
P
P
P
I
O
B
Power supply for PLL CORE.
Description
Power supply for REF0, REF1, and crystal oscillator.
Power supply for PCI (0:5).
Power supply for SDRAM (0:12).
Power supply for 24_48MHz and 48MHz.
Ground.
14.318MHz crystal input that has internal loads cap (36pF) and feedback
resistor from XOUT.
14.318MHz crystal output. It has internal load cap (36pF).
Multiplexed pin controlled by MODE signal. When CPU_STOP is low, it
will halt CPUT (0:1), CPUC0 and SDRAM (0:11) outputs. In output
mode, this pin will generate buffered reference clock output.
At power-up, MODE function will be activated. When MODE is Low, Pin
2 is input for CPU_STOP. When high, Pin 2 is output for REF0. After
input data latched, this pin will generate PCI bus clock.
At power-up, this pin is input pin and will determine CPU clock
frequency. After input sampling, this pin will generate output clocks. FS3
has internal pull up (high by default).
At power-up, this pin will select 24MHz (when high) or 48MHz (when
low) for pin25 output. After input sampling, this pin is PCI output. It has
internal pull up resistor.
PCI clock outputs.
Buffer input pin: The signal provided to this input pin is buffered to 13
SDRAM outputs.
SDRAM clock outputs, Fan-out Buffer outputs from SDRAMIN pin.
PCI5/MODE
7
B
PCI0/FS3
8
B
PCI1/SEL24_48
PCI(2:4)
SDRAMIN
SDRAM(0:11)
SDATA
SCLK
24_48MHz/FS1,
24MHz/FS0
SDRAM12
PD#
CPUT(0:1)
CPUC0
REF1/FS2
10
11,12,13
15
17,18,20,21,28,
29,31,32,34,35,
37,38
23
24
25,26
40
41
43,46
44
48
B
O
I
O
B
I
B
O
I
O
O
B
Serial data inputs for serial interface port.
At power-up, these pins are input pins and will determine the CPU clock
frequency. FS0, FS1 have internal pull up (high by default).
When CPU_STOP is low, this pin is still free running. When the power
down is low, this SDRAM will be stopped.
When low, it will stop all clock outputs. It has internal pull-up resistor.
“True” clocks of differential pair open-drain CPU outputs.
“Complementary” clocks of differential pair open-drain CPU outputs.
Buffered reference clock output after input data latched during power-up.
Rev 03/07/00 Page 2
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
PLL205-01
Motherboard Clock Generator for AMD - K7
FREQUENCY (MHz) SELECTION TABLE
I2C
Byte0
Bit2
FS3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
FS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
FS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
FS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CPU
124.0
75.0
83.3
66.8
103.0
112.0
133.3
100.0
120.0
115.0
110.0
105.0
140.0
150.0
124.0
133.3
90.0
92.5
95.0
97.5
101.5
127.0
136.5
100.0
120.0
117.5
122.0
107.5
145.0
155.0
130.0
133.3
PCI
41.3
37.5
41.7
33.4
34.3
37.3
44.4
33.3
40.0
38.3
36.7
35.0
35.0
37.5
31.0
33.3
30.0
30.8
31.7
32.5
33.8
42.3
34.1
33.3
40.0
39.2
40.7
35.8
36.3
38.7
32.5
33.3
Spread Spectrum
Modulation
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
0 to -0.5%
0 to -0.5%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
±0.25%
0 to -0.5%
0
default
1
POWER MANAGEMENT
CPU_STOP
0
1
CPUC0
Stopped Low
Running
CPUT (0:1)
Stopped Low
Running
SDRAM (0:11)
Stopped Low
Running
SDRAM12
Running
Running
CRYSTAL
Running
Running
VCO
Running
Running
Rev 03/07/00 Page 3
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
PLL205-01
Motherboard Clock Generator for AMD - K7
POWER MANAGEMENT (Continued)
PD
0
1
CPUC0
Stopped Low
Running
CPUT (0:1)
Stopped Low
Running
SDRAM (0:11)
Stopped Low
Running
SDRAM12
Stopped Low
Running
CRYSTAL
Stopped
Running
VCO
Stopped
Running
I2C BUS CONFIGURATION SETTING
Address Assignment
Slave
Receiver/Transmitter
Data Transfer Rate
A6
1
A5
1
A4
0
A3
1
A2
0
A1
0
A0
1
R/W
_
Provides both slave write and readback functionality
Standard mode at 100kbits/s
The serial bits will be read or sent by the clock driver in the following order
Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0
-
Byte N – Bits 7, 6, 5, 4, 3, 2, 1, 0
This serial protocol is designed to allow both blocks write and read from the controller. The
bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred
must be followed by 1 acknowledge bit. A byte transferred without acknowledged bit will
terminate the transfer. The write or read block both begins with the master sending a slave
address and a write condition (0xD2) or a read condition (0xD3).
Following the acknowledge of this address byte, in
Write Mode:
the
Command Byte
and
Byte
Count Byte must be sent by the master
but ignored by the slave, in
Read Mode:
the
Byte
Count Byte
will be
read by the master
then all other
Data Byte. Byte Count Byte
default at
power-up is = (0x09).
Serial Bits Reading
Data Protocol
I2C CONTROL REGISTERS
1. BYTE 0: Functional and Frequency Select Clock Register
(1=Enable, 0=Disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
8
48
25
26
-
-
-
-
Default
0
1
0
0
0
0
1
0
Description
FS3 ( see Frequency selection Table )
FS2 ( see Frequency selection Table )
FS1 ( see Frequency selection Table )
FS0 ( see Frequency selection Table )
Frequency selection control bit 1=Via I2C, 0=Via External jumper
FS4 ( see Frequency selection Table )
0=Normal 1=Spread Spectrum enable
0=Normal 1=Tristate Mode for all outputs
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 03/07/00 Page 4
PLL205-01
Motherboard Clock Generator for AMD - K7
BYTE 1: CPU Clock Register (1=Enable, 0=Disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
-
-
-
-
40
-
43,44
46
Default
1
1
1
1
1
1
1
1
Description
Reserved
Reserved
Reserved
Reserved
SDRAM12 ( Active/Inactive )
Reserved
CPUT0, CPUC0 ( Active/Inactive )
CPUT1 ( Active/Inactive )
3. BYTE 2: PCI Clock Register
(1=Enable, 0=Disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
-
7
-
13
12
11
10
8
Default
1
1
1
1
1
1
1
1
Description
Reserved
PCI5 ( Active/Inactive )
Reserved
PCI4 ( Active/Inactive )
PCI3 ( Active/Inactive )
PCI2 ( Active/Inactive )
PCI1 ( Active/Inactive )
PCI0 ( Active/Inactive )
4. BYTE 3: SDRAM Clock Register
(1=Enable, 0=Disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
-
-
26
25
17
18
20
21
Default
1
1
1
1
1
1
1
1
Description
Reserved
Reserved
48MHz ( Active/Inactive )
24_48MHz ( Active/Inactive )
SDRAM11 ( Active/Inactive )
SDRAM10 ( Active/Inactive )
SDRAM9 ( Active/Inactive )
SDRAM8 ( Active/Inactive )
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 03/07/00 Page 5
京公网安备 11010802033920号
EEWORLD
