PIC24FJ128GC010 FAMILY
16-Bit Flash Microcontrollers with 12-Bit Pipeline A/D,
Sigma-Delta A/D, USB On-The-Go and XLP Technology
Advanced Analog Features
• 12-Bit, up to 50-Channel, High-Speed, Pipelined
Analog-to-Digital (A/D) Converter:
- Conversion rates up to 10 Msps
- Compatibility features for low conversion rates
- Flexible operating modes with auto-accumulate,
Threshold Detect and channel scan using
sample lists
- Conversion available during Sleep and Idle
• 16-Bit Sigma-Delta Analog-to-Digital (A/D) Converter:
- Programmable data rate with dithering option and
adjustable oversampling ratios
- Two differential channels
- Configurable input gain stage
• Two 10-Bit Digital-to-Analog Converters (DAC):
- Fast settling time supports 1 Msps update rate
• Two Rail-to-Rail, Input/Output, General Purpose
Operational Amplifiers:
- 2.5 MHz gain bandwidth product (typical)
- Flexible input multiplexing options
- Optional Comparator mode
• Three Rail-to-Rail, Enhanced Analog Comparators
with Programmable Input/Output Configuration
• Three On-Chip Programmable Voltage References
• Charge Time Measurement Unit (CTMU):
- Used for capacitive touch sensing, up to 50 channels
- Time measurement down to 100 ps resolution
- Operation in Sleep mode
Extreme Low-Power Features
• Multiple Power Management Options for Extreme
Power Reduction:
- V
BAT
allows for lowest power consumption on
backup battery (with or without RTCC)
- Deep Sleep allows near total power-down, with
the ability to wake-up on internal or external
triggers
- Full RAM and state retention in select Deep Sleep
and V
BAT
modes
- Sleep and Idle modes selectively shut down
peripherals and/or core for substantial power
reduction and fast wake-up
- Doze mode allows CPU to run at a lower clock
speed than peripherals
• Alternate Clock modes Allow On-the-Fly Switching to
a Lower Clock Speed for Selective Power Reduction
• Extreme Low-Power Current Consumption for
Deep Sleep:
- WDT: 270 nA @ 3.3V, typical
- RTCC: 350 nA @ 32 kHz, 3.3V, typical
- Deep Sleep current, 75 nA, 3.3V, typical
LCD Controller (pixels)
Memory
12-Bit HS A/D (ch)
Analog Peripherals
16-Bit
A/D (diff ch)
Digital Peripherals
Output Compare/PWM
Program Flash
(bytes)
Device
PIC24FJ128GC010
PIC24FJ128GC006
PIC24FJ64GC010
PIC24FJ64GC006
128K
128K
64K
64K
8K
8K
8K
8K
100
64
100
64
50
30
50
30
2
2
2
2
2
2
2
2
2
2
2
2
3
3
3
3
50
30
50
30
9
9
9
9
9
9
9
9
2
2
2
2
2
2
2
2
4
4
4
4
Y
Y
Y
Y
5
5
5
5
472
248
472
248
Y
Y
Y
Y
2012-2013 Microchip Technology Inc.
DS30009312B-page 1
Deep Sleep w/V
BAT
Y
Y
Y
Y
UART w/IrDA
®
16-Bit Timers
Input Capture
Comparators
10-Bit DAC
EPMP/PSP
CTMU (ch)
Data RAM
(bytes)
Op Amps
I
2
C™
USB OTG
Pins
SPI
PIC24FJ128GC010 FAMILY
Universal Serial Bus Features
• USB v2.0 On-The-Go (OTG) Compliant
• USB Device mode Operation from FRC Oscillator –
No Crystal Oscillator Required
• Dual Role Capable – Can Act as Either Host or
Peripheral
• Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s)
USB Operation in Host mode
• Full-Speed USB Operation in Device mode
• Low Jitter PLL for USB
• Supports up to 32 Endpoints (16 bidirectional):
- USB module can use any RAM location on the
device as USB endpoint buffers
• On-Chip USB Transceiver with Interface for Off-Chip
USB Transceiver
• Supports Control, Interrupt, Isochronous and Bulk
Transfers
• On-Chip Pull-up and Pull-Down Resistors
High-Performance CPU
• Modified Harvard Architecture
• Up to 16 MIPS Operation @ 32 MHz
• C Compiler Optimized Instruction Set
Architecture (ISA)
• 8 MHz Internal Oscillator:
- 96 MHz PLL option for USB clocking
- Multiple clock divide options
- Run-time self-calibration capability for maintaining
better than ±0.20% accuracy
- Fast start-up
• 17-Bit x 17-Bit Single-Cycle Hardware
Fractional/Integer Multiplier
• 32-Bit by 16-Bit Hardware Divider
• 16 x 16-Bit Working Register Array
• Two Address Generation Units (AGUs) for Separate
Read and Write Addressing of Data Memory
Peripheral Features
• LCD Display Controller:
- Up to 59 segments by 8 commons
- Internal charge pump and low-power, internal
resistor biasing
- Operation in Sleep mode
• Up to Five External Interrupt Sources
• Peripheral Pin Select (PPS); Allows Independent I/O
Mapping of Many Peripherals
• Five 16-Bit Timers/Counters with Prescaler:
- Can be paired as 32-bit timers/counters
• Six-Channel DMA Supports All Peripheral modules:
- Minimizes CPU overhead, increases data
throughput and lowers power consumption
• Nine Input Capture modules, Each with a Dedicated
16-Bit Timer
• Nine Output Compare/PWM modules, Each with a
Dedicated 16-Bit Timer
• Enhanced Parallel Master/Slave Port (EPMP/EPSP)
• Hardware Real-Time Clock/Calendar (RTCC):
- Run, Sleep, Deep Sleep and V
BAT
modes
• Two 3-Wire/4-Wire SPI modules (support 4 Frame
modes) with 8-Level FIFO Buffer
• Two I
2
C™ modules Support Multi-Master/Slave
mode and 7-Bit/10-Bit Addressing
• Four UART modules:
- Support RS-485, RS-232 and LIN/J2602
- On-chip hardware encoder/decoder for IrDA
®
- Auto-wake-up on Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
• Programmable, 32-Bit Cyclic Redundancy Check
(CRC) Generator
• Digital Signal Modulator (DSM) Provides On-Chip
FSK and PSK Modulation for a Digital Signal Stream
• High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
• Configurable Open-Drain Outputs on Digital I/O Pins
• 5.5V Tolerant Inputs on Select Pins
Special Microcontroller Features
• Supply Voltage Range of 2.0V to 3.6V
• Two On-Chip Voltage Regulators (1.8V and 1.2V) for
Regular and eXtreme Low-Power Operation
• 20,000 Erase/Write Cycle Endurance Flash Program
Memory, Typical
• Flash Data Retention: 20 Years Minimum
• Self-Programmable under Software Control
• Programmable Reference Clock Output
• In-Circuit Serial Programming™ (ICSP™) and
In-Circuit Emulation (ICE) via 2 Pins
• JTAG Boundary Scan Support
• Fail-Safe Clock Monitor Operation:
- Detects clock failure and switches to on-chip,
low-power RC oscillator
• Power-on Reset (POR), Power-up Timer (PWRT)
and Oscillator Start-up Timer (OST)
• Separate Brown-out Reset (BOR) and Deep Sleep
Brown-out Reset (DSBOR) Circuits
• Programmable High/Low-Voltage Detect (HLVD)
• Flexible Watchdog Timer (WDT) with its Own
RC Oscillator for Reliable Operation
• Standard and Ultra Low-Power Watchdog Timers for
Reliable Operation in Standard and Deep Sleep
modes
DS30009312B-page 2
2012-2013 Microchip Technology Inc.
PIC24FJ128GC010 FAMILY
Pin Diagrams
64-Pin TQFP (10 mm x 10 mm)
64-Pin QFN (9 mm x 9 mm)
(1)
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
RE4
RE3
RE2
RE1
RE0
RF1
RF0
V
BAT
V
CAP
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RE5
RE6
RE7
RG6
RG7
RG8
MCLR
RG9
V
SS
V
DD
RB5
RB4
RB3
RB2
RB1
RB0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
RC14
RC13
RD0
RD11
RD10
RD9
RD8
V
SS
OSCO/RC15
OSCI/RC12
V
DD
D+/RG2
D-/RG3
V
USB3V3
V
BUS
/RF7
RF3
PIC24FJXXXGC006
Legend: Shaded pins
indicate pins tolerant to up to +5.5 VDC.
See
Table 1
for a complete description of pin functions.
Note 1:
It is recommended to connect the metal pad on the bottom of the 64-pin QFN package to V
SS
.
2012-2013 Microchip Technology Inc.
RB6
RB7
AV
DD
AV
SS
SV
SS
CH0+
CH0-
CH1+
CH1-
SV
DD
RB12
RB13
RB14
RB15
RF4
RF5
DS30009312B-page 3
PIC24FJ128GC010 FAMILY
TABLE 1:
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
COMPLETE PIN FUNCTION DESCRIPTIONS FOR 64-PIN DEVICES
Function
Pin
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Function
AN30/SEG12/RP16/USBID/PMA12/CN71/RF3
V
BUS
/CN83/RF7
V
USB3V3
D-/CN73/RG3
D+/CN72/RG2
V
DD
OSCI/CLKI/CN23/RC12
OSCO/CLKO/CN22/RC15
V
SS
AN40/SEG13/RP2/RTCC/DMLN/OCTRIG1/PMA13/CN53/RD8
AN24/SEG14/RP4/SDA1/DPLN/PMACK2/CN54/RD9
AN41/C3IND/SEG15/SCL1/PMA15/CS2/CN55/RD10
TMS/AN42/OA2PA/C3INC/SEG16/RP12/PMA14/CS1/CN56/
RD11
AN43/OA2NA/SEG17/RP11/V
CMPST3
/DMH/INT0/CN49/RD0
SOSCI/RC13
SOSCO/RPI37/SCLKI/RC14
AN35/SEG20/RP24/CN50/RD1
AN25/OA2NB/SEG21/RP23/DPH/PMACK1/CN51/RD2
AN44/OA2PE/SEG22/RP22/PMBE0/CN52/RD3
AN47/OA1PE/SEG23/RP25/PMWR/CN13/RD4
AN48/OA1NB/SEG24/RP20/PMRD/CN14/RD5
AN34/OA1PC/C3INB/SEG25/CN15/RD6
AN20/C3INA/SEG26/CN16/RD7
V
CAP
V
BAT
COM7/SEG27/V
CMPST1
/CN68/RF0
COM4/SEG47/V
CMPST2
/CN69/RF1
COM3/PMD0/CN58/RE0
COM2/PMD1/CN59/RE1
COM1/PMD2/CN60/RE2
COM0/CTED9/PMD3/CN61/RE3
HLVDIN/SEG62/CTED8/PMD4/CN62/RE4
CTED4/PMD5/LCDBIAS2/CN63/RE5
PMD6/LCDBIAS1/CN64/RE6
PMD7/LCDBIAS0/CN65/RE7
BGBUF2/AN17/OA1PB/C1IND/SEG0/RP21/T5CK/PMA5/CN8/
RG6
V
LCAP1
/AN18/OA1NE/C1INC/RP26/PMA4/CN9/RG7
V
LCAP2
/AN19/OA1ND/C2IND/RP19/PMA3/CN10/RG8
MCLR
AN49/OA1PA/C2INC/SEG1/DAC1/RP27/PMA2/CN11/RG9
V
SS
V
DD
PGEC3/AN5/OA1OUT/C1INA/SEG2/RP18/CN7/RB5
PGED3/AN4/OA2NC/C1INB/SEG3/RP28/USBOEN/CN6/RB4
AN3/OA2OUT/C2INA/SEG4/VPIO/CN5/RB3
AN2/OA2NC/CTCMP/C2INB/SEG5/RP13/T4CK/VMIO/CTED13/
PMA7/CN4/RB2
PGEC1/CV
REF
-/AV
REF
-/AN1/OA2PB/SEG6/RP1/CTED12/CN3/
RB1
PGED1/CV
REF
+/AV
REF
+/DV
REF
+/BGBUF1/AN0/SEG7/RP0/
PMA6/CN2/RB0
PGEC2/AN6/OA1PD/RP6/LCDBIAS3/CN24/RB6
PGED2/AN7/COM6/SEG30/RP7/CN25/RB7
AV
DD
AV
SS
SV
SS
CH0+
CH0-
CH1+/SV
REF
+
CH1-/CH1SE/SV
REF
-
SV
DD
TCK/AN12/COM5/SEG18/T1CK/CTED2/PMA11/CN30/RB12
TDI/AN13/OA2PD/SEG19/DAC2/CTED1/PMA10/CN31/RB13
TDO/AN14/OA2NE/SEG8/RP14/CTED5/CTPLS/PMA1/CN32/
RB14
AN15/SEG9/RP29/T2CK/REFO/CTED6/PMA0/CN12/RB15
AN11/OA2ND/SEG10/RP10/SDA2/T3CK/PMA9/CN17/RF4
CV
REF
/AN10/OA2PC/SEG11/RP17/SCL2/PMA8/CN18/RF5
Legend: RPn
and
RPIn
represent remappable pins for Peripheral Pin Select (PPS) functions.
DS30009312B-page 4
2012-2013 Microchip Technology Inc.
PIC24FJ128GC010 FAMILY
Pin Diagrams (Continued)
100-Pin TQFP (12 mm x 12 mm)
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
RE4
RE3
RE2
RG13
RG12
RG14
RE1
RE0
RA7
RA6
RG0
RG1
RF1
RF0
V
BAT
V
CAP
RD7
RD6
RD5
RD4
RD13
RD12
RD3
RD2
RD1
RG15
V
DD
RE5
RE6
RE7
RC1
RC2
RC3
RC4
RG6
RG7
RG8
MCLR
RG9
V
SS
V
DD
RA0
RE8
RE9
RB5
RB4
RB3
RB2
RB1
RB0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
75
74
73
72
71
70
69
68
67
66
65
V
SS
RC14
RC13
RD0
RD11
RD10
RD9
RD8
RA15
RA14
V
SS
OSCO/RC15
OSCI/RC12
V
DD
RA5
RA4
RA3
RA2
D+/RG2
D-/RG3
V
USB3V3
V
BUS
/RF7
RF8
RF2
RF3
PIC24FJXXXGC010
64
63
62
61
60
59
58
57
56
55
54
53
52
51
Legend: Shaded pins
indicate pins tolerant to up to +5.5 VDC.
See
Table 2
for a complete description of pin functions.
2012-2013 Microchip Technology Inc.
RB6
RB7
RA9
RA10
AV
DD
AV
SS
SV
SS
CH0+
CH0-
CH1+
CH1-
SV
DD
RA1
RF13
RF12
RB12
RB13
RB14
RB15
V
SS
V
DD
RD14
RD15
RF4
RF5
DS30009312B-page 5
京公网安备 11010802033920号
EEWORLD
