EEWORLDEEWORLDEEWORLD

Part Number

Search

D1208050A3009JP0E0

Description
RESISTOR, METAL GLAZE/THICK FILM, 0.125 W, 5 %, 30 ohm, SURFACE MOUNT, 0805, CHIP
CategoryPassive components    The resistor   
File Size105KB,8 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D1208050A3009JP0E0 Overview

RESISTOR, METAL GLAZE/THICK FILM, 0.125 W, 5 %, 30 ohm, SURFACE MOUNT, 0805, CHIP

D1208050A3009JP0E0 Parametric

Parameter NameAttribute value
Objectid1104323783
package instruction, 0805
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresLASER TRIMMABLE; RATED AC VOLTAGE (V): 150
JESD-609 codee0
Manufacturer's serial numberD12EN802
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PAPER, 11.25 INCH
Rated power dissipation(P)0.125 W
Rated temperature70 °C
resistance30 Ω
Resistor typeFIXED RESISTOR
size code0805
surface mountYES
technologyMETAL GLAZE/THICK FILM
Terminal surfaceTIN LEAD OVER NICKEL
Terminal shapeWRAPAROUND
Tolerance5%
Operating Voltage150 V
D.. EN802
Vishay Draloric
Lead (Pb)-Bearing Thick Film Chip Resistors with
CECC Approval, Available with Established Reliability
FEATURES
Approved to EN 140401-802, version E, with established
reliability, failure rate level E6
Approved to EN 140401-802, version A, without failure rate
level
SnPb termination plating on Ni barrier, minimum 10 % Pb
APPLICATIONS
Military
Avionics
Industrial
TECHNICAL SPECIFICATIONS
DESCRIPTION
Imperial size
EN/CECC style
Resistance range
Resistance tolerance
Temperature coefficient
Rated dissipation,
P
70
Operating voltage,
U
max.
AC
RMS
or DC
Permissible Film temperature,
F max.
Operating temperature range
Max. resistance change at
P
70
for resistance range, |R/R| max. after:
1000 h
8000 h
Insulation resistance
Permissible voltage against ambient
(insulation):
1 min;
U
ins
200 V
300 V
Note
• These resistors do not feature a limited lifetime when operated within the permissible limits. However, resistance value drift increasing over
operating time may result in exceeding a limit acceptable to the specific application, thereby establishing a functional lifetime.
0.125 W
150 V
125
C
- 55
C
to + 125 °C
10
to 1 M
0.5 %
1%
1
G
D12 EN802..
0805
RR2012M
1
to 1 M; 0
± 5 %, ± 1 %
± 200 ppm/K, ± 100 ppm/K, ± 50 ppm/K
0.25 W
200 V
D25 EN802..
1206
RR3216M
TECHNICAL SPECIFICATIONS
for “Version A”
DESCRIPTION
Nominal failure rate level
Quality factor,
Q
Failure rate, FIT
observed
D12 EN802 E0
E0
3
< 0.1 x 10
-9
/h
D25 EN802 E0
TECHNICAL SPECIFICATIONS
for “Version E”
DESCRIPTION
Assessed failure rate level
Quality factor,
Q
Failure rate, FIT
observed
D12 EN802 E6
E6 = 10
-6
/h
0.3
< 0.1 x 10
-9
/h
D25 EN802 E6
Note
• Failure rate level E6 (10
-6
/h,
Q
= 0.3), equivalent to MIL level P, is superior to level E5 (10
-5
/h,
Q
= 1) and thus can be used as a replacement.
www.vishay.com
162
For technical questions, contact:
thickfilmchip@vishay.com
Document Number: 28808
Revision: 07-Feb-11
isual C++ development tools and debugging skills summary
1. How to debug in Release state In Project -Setting =Project Setting dialog box, select Release state. In C/C++ tab, select General in Category , Disable (Debug) in Optimizations , and Program Databa...
tianbo1260 Embedded System
I was going to work on the power panel, but I was too busy so I gave up halfway and shared the drivers of 430 and ZLG7290.
RT It's a pity that I wanted to participate in everyone's activities, but for various reasons I couldn't do it. I was too lazy to upload the half-written code. I shared the ZLG7290 driver I transplant...
clogord Microcontroller MCU
ML-EC3 simulator cannot connect to target board
1 Let me first explain my hardware and software environment: (1) Development board: ML-F040EK, which is designed for the C8051F040 microcontroller, including the basic peripheral circuits and common c...
gf88688 Embedded System
Comparison of emif and xintf buses in dsp for communication with fpga
The dsp I chose is 28335. I don't know what the advantages and disadvantages are of these two buses in the dsp and the communication with the fpga. Please give me some advice!...
runner887 FPGA/CPLD
[I contribute to the Xilinx Resource Center] All the information I have has been uploaded
Haha, all my information is uploaded above. If you can study them carefully, you will definitely become a master! ~...
wanghongyang FPGA/CPLD
Who has done a graduation thesis on a sine wave generator?
Has anyone done a graduation thesis on the design of a sine wave generator? Can you send it to me? My email address is cyp10951061@126.com...
10951061 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1347  2653  33  1250  1521  28  54  1  26  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号