EEWORLDEEWORLDEEWORLD

Part Number

Search

NCE4029019LD020005-10.0M

Description
Clipped Sine Output Oscillator, 10MHz Nom, LCC-4
CategoryPassive components    oscillator   
File Size627KB,6 Pages
ManufacturerPletronics
Environmental Compliance
Download Datasheet Parametric View All

NCE4029019LD020005-10.0M Overview

Clipped Sine Output Oscillator, 10MHz Nom, LCC-4

NCE4029019LD020005-10.0M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145146814669
package instructionLCC-4
Reach Compliance Codecompliant
Ageing1 PPM/YEAR
Maximum control voltage1.5 V
Minimum control voltage0.3 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate5 ppm
frequency stability2%
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency10 MHz
Maximum operating temperature55 °C
Minimum operating temperature-40 °C
Oscillator typeCLIPPED SINE
Output impedance10000 Ω
Output level0.8 V
Package body materialCERAMIC
Encapsulate equivalent codeLCC4,.09X.12,102/63
physical size3.2mm x 2.5mm x 1.0mm
Maximum slew rate3 mA
Maximum supply voltage1.9 V
Minimum supply voltage2.9 V
Nominal supply voltage3 V
surface mountYES
PLETRONICS
NCE4 Series
NCE4 Series
TCXO /
/
TCVCXO
TCXO TCVCXO
Features
Applications
GPS
WiMAX, Wi-Fi, Wi-LAN
Handsets
Broadband Access
Point to point radios
Seismic Exploration
Wireless Communications
Base Stations
Test Equipment
Pletronics’ NCE4 Series Temperature Compensated
Clipped Sine Wave Output
1.8V to 3.3V nominal Supply Voltage
10 - 40 MHz Frequency
Crystal Oscillator
Optional Voltage Control Function
NCE4
2.5 x 3.2 x 1.0 mm
LCC Ceramic Package
Electrical Characteristics
Parameter
Frequency Range
2
Frequency Stability vs. Temperature
2
Frequency Initial Calibration
Operating Temperature Range
2
Supply Voltage
1, 2
V
CC
Supply Current I
CC
Frequency Stability vs. Supply
Frequency Stability vs. Load
Vcontrol Range
Frequency Pullability
2
Output Waveform
Output Level
Startup Time
Long Term Stability (Aging)
Phase Noise
100 Hz
1 kHz
10 kHz
100 kHz
0.8
-
-
Min
10
±0.5
-
-40
1.8
-
-
-
0.50
0.30
0
Typ
-
-
-
-
-
2.0
-
-
1.50
0.90
±8.0
Max
40
±2.5
±2.0
+85
3.3
3.0
±0.2
±0.2
2.50
1.50
±12.0
Unit
MHz
ppm
ppm
°C
Volts
mA
ppm
ppm
Volts
ppm
Condition
(Consult factory for other options)
Specified by part number
Specified by part number (f
max
- f
min
) / 2
Vcontrol 1.50 volts at 25°C ± 2°C when V
CC
> 2.5 volts
Vcontrol 0.9 volts at 25°C ± 2°C when V
CC
< 2.4 volts
If Vcontrol used
Specified by part number, Consult factory for wider range
± 5%, Specified by part number
Load: 10 Kohm || 10 pF, V
CC
± 5%
Load: 10 Kohm || 10 pF, V
CC
± 5%
Load: 10 Kohm || 10 pF ± 5%
1.50 volts nominal for V
CC
nominal > 2.5 volts
0.9 volts nominal for V
CC
nominal < 2.4 volts
Specified by part number, Positive Slope
DC Coupled
Clipped Sine Wave
-
-
-
-110
-130
-145
-145
-
-
10.0
±1.0
V p-p
mS
ppm
Load: 10 Kohm || 10 pF ± 10%
Within ± 2.0 ppm of final frequency
Per year at 25°C ± 2°C
-
-
dBc/Hz
25°C ± 2°C at 26.0 MHz
Storage Temperature Range
-55
+85
°C
Notes:
1
Place an appropriate power supply bypass capacitor next to device for correct operation
2
Specified by part number
Product information is current as of publication date. The product conforms to specifications per the terms of the Pletronics standard warranty.
Production processing does not necessarily include testing of all parameters.
Aug 27, 2019 Rev. E
Pg 1
Copyright © 2019, Pletronics Inc.
19013 36th Ave. W, Lynnwood, WA 98036 USA
www.pletronics.com 
425-776-1880
[CN0175] Low-Cost, 8-Channel, Simultaneous Sampling Data Acquisition System with 84 dB SNR and Channel-to-Channel Matching
Circuit Function and BenefitsFor low cost, high channel count applications requiring wide dynamic range, the AD7607 8-channel integrated data acquisition system (DAS) with an on-chip 14-bit SAR ADC ca...
EEWORLD社区 ADI Reference Circuit
Help!! There is a problem with the waveform time-delay copy.
I would like to ask a tricky question. The code is to divide the CP input signal and output PCI1_CLK and PCI2_CLK. The interval time of the divided signal is that PCI2_CLK is a delayed copy of PCI1_CL...
yekeyaopei FPGA/CPLD
555 circuit (Protel simulation) video tutorial
[flash]http://player.youku.com/player.php/sid/XMjA3ODM0ODAw/v.swf[/flash]Share with you...
lilong8470 Analog electronics
Comprehensive error problem
I encountered the following problem when doing a design: there was no problem in the previous simulation, but the following error occurred during synthesis: cannot mix blocking and non blocking assign...
zhgshi FPGA/CPLD
Has anyone made a program to use 2812 to control the LCD to display waveform in real time?
The question is as the title suggests. I am now using sed1335. How should I write the program? I use 2812's gpiob0-b7 as the data port of the LCD, and use the four ports of the gpiod port to simulate ...
我是特种兵 Microcontroller MCU
How to learn Linux device drivers in the face of constantly upgraded kernels
Author: Liu Hongtao, gold medal lecturer of Huaqing Yuanjian Embedded College .Faced with the constantly upgraded Linux kernel, GNU development tools, and various graphics libraries in the Linux envir...
zhouning201 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 781  2092  2497  2835  2256  16  43  51  58  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号