MO9120
Standard Frequency Differential Oscillator
Features
Applications
31 standard frequencies from 25 MHz to 212.5 MHz
LVPECL and LVDS output signaling types
0.6 ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
Frequency stability as low as ±10 ppm
Industrial and extended commercial temperature ranges
Industry-standard packages: 3.2x2.5, 5.0x3.2 and 7.0x5.0 mmxmm
For any other frequencies between 1 to 625 MHz, refer to MO9121
and MO9122 datasheet
10GB Ethernet, SONET, SATA, SAS, Fibre Channel,
PCI-Express
Telecom, networking, instrumentation, storage, servers
Electrical Characteristics
Parameter and Conditions
Symbol
Min.
Typ.
Max.
Unit
Condition
LVPECL and LVDS, Common Electrical Characteristics
+2.97
Supply Voltage
Output Frequency Range
Vdd
f
+2.25
+2.25
25
-10
Frequency Stability
F_stab
-20
-25
-50
First Year Aging
10-year Aging
Operating Temperature Range
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Z_in
Start-up Time
Resume Time
Duty Cycle
T_start
T_resume
DC
F_aging1
F_aging10
T_use
-2.0
-5.0
-40
-20
VIH
VIL
70%
–
–
2.0
–
–
45
–
–
–
–
–
Vdd-1.1
Vdd-1.9
+1.2
–
–
–
RMS Period Jitter
T_jitt
–
–
RMS Phase Jitter (random)
T_phj
–
+3.3
+2.5
–
–
–
–
–
–
–
–
–
–
–
–
100
–
6.0
6.0
–
+3.63
+2.75
+3.63
212.5
+10
+20
+25
+50
+2.0
+5.0
+85
+70
–
30%
250
–
10
10
55
V
V
V
MHz
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
Vdd
Vdd
kΩ
MΩ
ms
ms
%
+25°C
+25°C
Industrial
Extended Commercial
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value.
In Standby mode, measured from the time
ST
pin crosses
50% threshold.
Contact KDS for tighter duty cycle
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, and load variations
Termination schemes in Figures 1 and 2 - XX ordering code
See last page for list of standard frequencies
LVPECL, DC and AC Characteristics
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Standby Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
Idd
I_OE
I_leak
I_std
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
+61
–
–
–
–
–
–
+1.6
300
–
1.2
1.2
1.2
0.6
+69
+35
+1.0
+100
+30
Vdd-0.7
Vdd-1.5
+2.0
500
115
1.7
1.7
1.7
0.85
mA
mA
μA
μA
mA
V
V
V
ps
ns
ps
ps
ps
ps
Excluding Load Termination Current, Vdd = +3.3V or +2.5V
OE = Low
OE = Low
ST
= Low, for all Vdds
Maximum average current drawn from OUT+ or OUT-
See Figure 1(a)
See Figure 1(a)
See Figure 1(b)
20% to 80%, see Figure 1(a)
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, Vdd = +3.3V or +2.5V
f = 156.25 MHz, Vdd = +3.3V or +2.5V
f = 212.5 MHz, Vdd = +3.3V or +2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
Excluding Load Termination Current, Vdd = +3.3V or +2.5V
OE = Low
See Figure 2
LVDS, DC and AC Characteristics
Current Consumption
OE Disable Supply Current
Differential Output Voltage
Idd
I_OE
VOD
–
–
+250
+47
–
+350
+55
+35
+450
mA
mA
mV
Daishinku Corp.
Rev. 1.06
1389 Shinzaike, Hiraoka-cho, Kakogawa, Hyogo 675-0194 Japan
+81-79-426-3211
www.kds.info
Revised October 3, 2014
MO9120
Standard Frequency Differential Oscillator
Electrical Characteristics
(continued)
Parameter and Conditions
Symbol
Min.
–
–
–
+1.125
–
–
–
–
RMS Period Jitter
T_jitt
–
–
RMS Phase Jitter (random)
T_phj
–
Typ.
–
–
–
+1.2
–
495
–
1.2
1.2
1.2
0.6
Max.
Unit
μA
μA
mV
V
mV
ps
ns
ps
ps
ps
ps
Condition
LVDS, DC and AC Characteristics (continued)
Output Disable Leakage Current
Standby Current
VOD Magnitude Change
Offset Voltage
VOS Magnitude Change
Rise/Fall Time
OE Enable/Disable Time
I_leak
I_std
VOD
VOS
VOS
Tr, Tf
T_oe
+1.0
+100
+50
+1.375
+50
600
115
1.7
1.7
1.7
0.85
OE = Low
ST
= Low, for all Vdds
See Figure 2
See Figure 2
See Figure 2
20% to 80%, see Figure 2
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, Vdd = +3.3V or +2.5V
f = 156.25 MHz, Vdd = +3.3V or +2.5V
f = 212.5 MHz, Vdd = +3.3V or +2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
Pin Description
Pin
Map
OE
1
ST
Input
Input
Functionality
H or Open: specified frequency output L:
output is high impedance
H or Open: specified frequency output
L: Device goes to sleep mode. Supply current reduces to I_std.
No Connect; Leave it floating or connect to GND for better heat
dissipation
VDD Power Supply Ground
Oscillator output
Complementary oscillator output
Power supply voltage
Top View
OE/ST
NC
GND
1
6
VDD
OUT-
OUT+
2
3
4
5
6
NC
GND
OUT+
OUT-
VDD
NA
Power
Output
Output
Power
2
5
3
4
Absolute Maximum
Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual perfor-
mance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.
Parameter
Storage Temperature
VDD
Electrostatic Discharge (HBM)
Soldering Temperature (follow standard Pb free soldering guidelines)
Min.
-65
-0.5
–
–
Max.
+150
+4.0
+2000
+260
Unit
°C
V
V
°C
Thermal Consideration
Package
7050, 6-pin
5032, 6-pin
3225, 6-pin
JA, 4 Layer Board
(°C/W)
142
97
109
JC, Bottom
(°C/W)
27
20
20
Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensitivity Level
Condition/Test Method
MIL-STD-883F, Method 2002
MIL-STD-883F, Method 2007
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Rev. 1.06
Page 2 of 8
www.kds.info
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
