INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
•
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
•
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4051B
MSI
8-channel analogue
multiplexer/demultiplexer
Product specification
File under Integrated Circuits, IC04
January 1995
Philips Semiconductors
Product specification
8-channel analogue multiplexer/demultiplexer
DESCRIPTION
The HEF4051B is an 8-channel
analogue multiplexer/demultiplexer
with three address inputs (A
0
to A
2
),
an active LOW enable input (E), eight
independent inputs/outputs (Y
0
to Y
7
)
and a common input/output (Z).
The device contains eight
bidirectional analogue switches, each
with one side connected to an
independent input/output (Y
0
to Y
7
)
and the other side connected to a
common input/output (Z).
With E LOW, one of the eight
switches is selected (low impedance
ON-state) by A
0
to A
2
. With E HIGH,
all switches are in the high impedance
OFF-state, independent of A
0
to A
2
.
V
DD
and V
SS
are the supply voltage
connections for the digital control
inputs (A
0
to A
2
, and E).
The V
DD
to V
SS
range is 3 to 15 V.
HEF4051B
MSI
The analogue inputs/outputs (Y
0
to
Y
7
, and Z) can swing between V
DD
as
a positive limit and V
EE
as a negative
limit. V
DD
−V
EE
may not exceed 15 V.
For operation as a digital
multiplexer/demultiplexer, V
EE
is
connected to V
SS
(typically ground).
Fig.2 Pinning diagram.
HEF4051BP(N):
HEF4051BD(F):
16-lead DIL; plastic
(SOT38-1)
16-lead DIL; ceramic
(cerdip)
(SOT74)
16-lead SO; plastic
(SOT109-1)
HEF4051BT(D):
( ): Package Designator North America
PINNING
Y
0
to Y
7
A
0
to A
2
E
Z
independent inputs/outputs
address inputs
enable input (active LOW)
common input/output
FAMILY DATA, I
DD
LIMITS category MSI
Fig.1 Functional diagram.
See Family Specifications.
January 1995
2
Philips Semiconductors
Product specification
8-channel analogue multiplexer/demultiplexer
HEF4051B
MSI
Fig.3 Schematic diagram (one switch).
FUNCTION TABLE
INPUTS
E
L
L
L
L
L
L
L
L
H
Notes
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage (with reference to V
DD
)
Note
1. To avoid drawing V
DD
current out of terminal Z, when switch current flows into terminals Y, the voltage drop across
the bidirectional switch must not exceed 0,4 V. If the switch current flows into terminal Z, no V
DD
current will flow out
of terminals Y, in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may
not exceed V
DD
or V
EE
.
January 1995
3
V
EE
−18
to
+
0,5 V
A
2
L
L
L
L
H
H
H
H
X
A
1
L
L
H
H
L
L
H
H
X
A
0
L
H
L
H
L
H
L
H
X
CHANNEL
ON
Y
0
−Z
Y
1
−Z
Y
2
−Z
Y
3
−Z
Y
4
−Z
Y
5
−Z
Y
6
−Z
Y
7
−Z
none
Integrated technical exchanges
京公网安备 11010802033920号
EEWORLD
