EEWORLDEEWORLDEEWORLD

Part Number

Search

AP9620GM-HF_16

Description
Fast Switching Characteristic
File Size60KB,7 Pages
ManufacturerAPEC
Download Datasheet View All

AP9620GM-HF_16 Overview

Fast Switching Characteristic

AP9620GM-HF
Halogen-Free Product
Advanced Power
Electronics Corp.
Low On Resistance
Capable of 2.5V Drive
Fast Switching Characteristic
RoHS Compliant & Halogen-Free
SO-8
S
D
D
D
D
P-CHANNEL ENHANCEMENT MODE
POWER MOSFET
BV
DSS
R
DS(ON)
G
S
S
-20V
20mΩ
-9.5A
I
D
Description
AP9620 series are from Advanced Power innovated design and
silicon process technology to achieve the lowest possible on-
resistance and fast switching performance. It provides the designer
with an extreme efficient device for use in a wide range of power
applications.
The SO-8 package is widely preferred for all commercial-industrial
surface mount applications using infrared reflow technique and
suited for voltage conversion or switch applications.
D
G
S
Absolute Maximum Ratings@T
j
=25
o
C(unless otherwise specified)
Symbol
V
DS
V
GS
I
D
@T
A
=25℃
I
D
@T
A
=70℃
I
DM
P
D
@T
A
=25℃
T
STG
T
J
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current, V
GS
@ 4.5V
3
Drain Current, V
GS
@ 4.5V
3
Pulsed Drain Current
1
Total Power Dissipation
Linear Derating Factor
Storage Temperature Range
Operating Junction Temperature Range
Rating
-20
±8
-9.5
-7.6
-76
2.5
0.02
-55 to 150
-55 to 150
Units
V
V
A
A
A
W
W/℃
Thermal Data
Symbol
Rthj-amb
Parameter
Maximum Thermal Resistance, Junction-ambient
3
Value
50
Unit
℃/W
Data and specifications subject to change without notice
1
201501122
EDA Experiment Textbook
...
wzt FPGA/CPLD
msp432 record 2-uart and display usage
The SDK explains it very clearly. It should be noted that the display can be output in different types. For now, we will use the serial port. You can also use LCD, Host, debug and other output types. ...
fish001 Microcontroller MCU
[EEWORLD 7th Community Star] September’s star is finally here (just released on November 3, still hot)
First of all, I would like to apologize to everyone here for not announcing the results of the September celebrity selection. Mainly in order to allow celebrity netizens to get the best gifts, we are ...
EEWORLD社区 Suggestions & Announcements
Clock Constraint Problems in Real-Time Video Acquisition and Transmission System Based on FPGA
I am working on a video acquisition and transmission system based on FPGA. The board is DE2-115, the camera has 500W pixels, and it is programmed in VerilogHDL in Quratus II and downloaded to the boar...
学堂猫猴子 FPGA/CPLD
[AB32VG1 Development Board Review] RTC Electronic Clock
[i=s]This post was last edited by jinglixixi on 2021-9-15 00:15[/i]AB32VG1 is equipped with an RTC timer. Using it to measure time can avoid the problem of base conversion in timing. Combining RTC wit...
jinglixixi Domestic Chip Exchange
Common digital circuit Verilog language expression
Level-sensitive 1-bit data latchmodule latch_1(q,d,clk); output q; input d,clk; assign q = clk ? d : q; //When the clock signal is high, latch the input dataendmodule 1 -bit data latch with set and re...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1340  207  2200  294  598  27  5  45  6  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号