EEWORLDEEWORLDEEWORLD

Part Number

Search

EH5745ETTTS-32.760M

Description
CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 2.0mm x 2.5mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 2.0mm x 2.5mm Ceramic Surface Mount (SMD)
CategoryPassive components    oscillator   
File Size99KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EH5745ETTTS-32.760M Overview

CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 2.0mm x 2.5mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.5Vdc 4 Pad 2.0mm x 2.5mm Ceramic Surface Mount (SMD)

EH5745ETTTS-32.760M Parametric

Parameter NameAttribute value
Brand NameEcliptek
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1251978343
Parts packaging codeSMD 2.0mm x 2.5mm
Contacts4
Manufacturer packaging codeSMD 2.0mm x 2.5mm
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial numberEH57
Installation featuresSURFACE MOUNT
Nominal operating frequency32.76 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size2.5mm x 2.0mm x 0.9mm
longest rise time6 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
EH57
Series
• Crystal Clock Oscillators
• LVCMOS Output
• +2.5V Supply Voltage
• Tri-State Output Function
• 4 Pad Ceramic SMD Package
• Low Stand-by Current
• RoHS Compliant (Pb-Free)
EH57
H 0.9
L 2.5
W 2.0
OSCILLATOR
ELECTRICAL SPECIFICATIONS
Frequency Range
Some frequencies within this
range may not be available
Operating Temperature Range
Storage Temperature Range
Supply Voltage (V
DD
)
Input Current (No Load)
2.600MHz to 166.000MHz
Frequency Tolerance / Stability
Some tolerance stability options
may not be available
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Rise Time / Fall Time
2.6000MHz to 25.000MHz
25.001MHz to 75.000MHz
75.001MHz to 100.000MHz
100.001MHz to 166.000MHz
Inclusive of all conditions: Calibration Tolerance at 25°C,
Frequency Stability over the Operating Temperature Range,
Supply Voltage Change, Output Load Change, First Year Aging
at 25°C, 260°C Reflow, Shock, and Vibration
2.6000MHz to 50.000MHz 20% to 80% of Waveform
50.001MHz to 75.000MHz 20% to 80% of Waveform
75.001MHz to 166.000MHz 20% to 80% of Waveform
Load Drive Capability
Output Logic Type
Duty Cycle
Tri-State Input Voltage
Standby Current
Aging (at 25°C)
Start Up Time
RMS Phase Jitter
Period Jitter (RMS)
Period Jitter (pk-pk)
MANUFACTURER
CATEGORY
at 50% of Waveform
V
IH
:≥90% of V
DD
or No Connection
V
IL
:≤10% of V
DD
Pin 1 = Ground
Fj = 12kHz to 20MHz
0°C to +70°C or -40°C to +85°C
-55°C to +125°C
2.5V
DC
±5%
6mA Maximum
7mA Maximum
8mA Maximum
9mA Maximum
±100ppm Maximum
±50ppm Maximum
±25ppm Maximum
±20ppm Maximum
90% of V
DD
Minimum I
OH
=-8mA
10% of V
DD
Maximum I
OL
=+8mA
6nSeconds Maximum
4nSeconds Maximum
2nSeconds Maximum
15pF Maximum
CMOS
50 ±10(%) or 50 ±5(%)
Enables Output
Disables Output: High Impedance
10µA Maximum
±5ppm / year Maximum
10mSeconds Maximum
20pSec Typical, 30pSec Maximum
13pSec Typical
85pSec Typical, 100pSec Maximum
CLASS
REV
.
DATE
SERIES
PACKAGE
VOLTAGE
ECLIPTEK CORP.
OSCILLATOR
EH57
CERAMIC
2.5V
OS6Z
09/11
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.4
[i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][font=宋体] [size=4]Chapter 4 mainly introduces a simulation software TINA Spice. This software is just over 80M, but it is v...
dai277530706 Analogue and Mixed Signal
Large-scale use of adder code optimization
I have just started working on FPGA. Recently, I need to write a Verilog code for a matched filter for PN code capture. As a result, I need to complete more than 500 additions and shifts within one cl...
MoQQ_Ares FPGA/CPLD
Buck high-side driver (PMOS)
[i=s]This post was last edited by Buyixin on 2019-9-7 11:38[/i]Support the Master's Observation Room, I'm just posting this, does this picture meet the requirements of this section? Tianxj01, a netize...
不亦心 Circuit Observation Room
CCS5.2.1 installation problem
When installing ccs5.2.1, an error message always appears: One or more features were not installed correctly. Please look at the log C:/Program Files(x86)........Has anyone encountered this problem be...
wranmaoyi DSP and ARM Processors
Keyboard Issues
#includesbit d0=P1^0; sbit d1=P1^1; sbit d2=P1^2; sbit d3=P1^3; void yanshi(int x) { int j; while(x--) { for(j=0 ;j125;j++); } } main() { int a; P0=0xff; while(1) { P1=0xff; do { a=P1; }while(a0x0f==0...
lnasxywzl MCU
Voting and support for TI training popular courses has begun, with many benefits!
Since the launch of TI training's "recommended courses" function, we have received many recommendations for high-value courses from netizens. For this event, we have selected 32 popular courses, each ...
EE大学堂 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1245  1830  735  1168  2060  26  37  15  24  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号