EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATCA30.720/25.000

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TATCA30.720/25.000 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATCA30.720/25.000 Parametric

Parameter NameAttribute value
Objectid4000527470
package instructionDIP-16
Reach Compliance Codecompliant
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
【Goodbye 2021, Hello 2022】The Walking Chinese Chip
As I use more and more Chinese chips in my work, I have a deeper understanding of domestically produced Chinese chips.Past 2021In the past 2021, due to the shortage of foreign MCUs such as ST NXP, dom...
常见泽1 Talking
I want a registration machine or cracked version of IAR6.5
I have been searching for a long time but have not found the registration machine and cracked version of IAR6.5. If anyone has the registration machine, please send me a copy, or the download address ...
喜鹊王子 Microcontroller MCU
Use USB Type-C port for power sharing
[align=left][color=#000]The USB Type-C Power Delivery (PD) standard allows anywhere from 7.5W (5V, 1.5A) to 100W (10V, 5A) of power to be delivered through a USB Type-C port. But within any given syst...
qwqwqw2088 Analogue and Mixed Signal
Why can't I change the color of a rectangle in ucgui?
[color=#444444][backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif][size=12px]Use GUI_DrawRoundedRect() command to draw a rectangle, the foreground color is white, and then if I ...
jinger0311 Real-time operating system RTOS
CCS6 compile project error
I have just installed CCS6.2. The project I downloaded from TI's controlSUIT reported the following error when I compiled it. I hope the experts can help me figure out the cause of the error. . ....
sgg19964 Microcontroller MCU
【Design Tools】 Xilinx's latest design tools support stacked silicon interconnect technology
[flash]http://player.youku.com/player.php/sid/XMjE4MzcyMzY4/v.swf[/flash]...
鑫海宝贝 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 34  820  2792  1454  919  1  17  57  30  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号