EEWORLDEEWORLDEEWORLD

Part Number

Search

ASTMLPFL-25-125.000MHZ-LC-EU-T

Description
LVCMOS Output Clock Oscillator, 125MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size3MB,13 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ASTMLPFL-25-125.000MHZ-LC-EU-T Overview

LVCMOS Output Clock Oscillator, 125MHz Nom, SMD, 4 PIN

ASTMLPFL-25-125.000MHZ-LC-EU-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7283541574
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency125 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 0.75mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Low power, Programmable SMD MEMS Oscillator
ASTMLP
FEATURES:
Moisture Sensitivity Level (MSL) – 1
ASTMLP
ESD Sensitive
Pb
RoHS/RoHS II compliant
2.0 x 1.6 x 0.75mm; 2.5 x 2.0 x 0.75mm;
3.2 x 2.5 x 0.75mm; 5.0 x 3.2 x 0.75mm;
7.0 x 5.0 x 0.9mm
• Industry Standard package sizes: 2.0 x 1.6 x 0.75mm, 2.5 x 2.0 x 0.75mm,
3.2 x 2.5 x 0.75mm, 5 x 3.2 x 0.75mm, 7.0 x 5.0 x 0.9mm
• Any frequency between 1MHz and 137MHz
• Supply Voltage options: 3.3V, 3.0V, 2.8V, 2.5V, 1.8V, 2.25V ~ 3.63V
• Low Current Consumption: 3.5mA typ. (@20MHz, 1.8V, no load);
4.9mA typ. (@125MHz, 1.8V, no load)
• Frequency Stability options: ±20ppm, ±25ppm, ±50ppm over -20 to +70°C
and -40 to +85°C
• Factory programmable drive strength for improved jitter, reduced EMI or
higher capacitive output load
• GPON, EPON
• Portable devices
• Consumer electronics
• Network switches, router, servers
• Ethernet, USB, SATA, SAS, Firewire
• Harsh environment (vibration, shock-prone and humid)
APPLICATIONS:
All Min and Max limits are specified over temperature and rated operating voltage with 15pF output load unless otherwise stated.
Typical values are at 25°C and nominal supply voltage.
Parameters
Min
Typ
Max
Unit
Notes
1
110
Output Frequency Range (F)
MHz
115
137
See Section 1.1 for Standard Frequencies
MHz
Standard Frequencies
Inclusive of initial tolerance at 25°C, 1
st
-20
+20
year aging at 25°C, and variations over
Frequency Stability (F
stab
)
-25
+25
ppm
operating temperature, rated power
-50
+50
supply voltage and load (15pF±10%)
Option “E”
-20
+70
°C
Operating Temperature Range (T
use
)
Option “L”
-40
+85
Option “18”
1.62
1.8
1.98
Option “25”
2.25
2.5
2.75
Option “28”
2.52
2.8
3.08
Supply Voltage (V
dd
)
V
Option “30”
2.7
3.0
3.3
Option “33”
2.97
3.3
3.63
Option “Blank” (default)
2.25
3.63
3.8
Current Consumption ( I
dd
)
3.7
3.5
6.2
5.5
4.9
OE Disable Current (I
OD
)
2.6
Standby Current (I
std
)
1.4
0.6
Startup Time (T
start
)
Enable/Disable Time (T
oe
)
Resume Time ( T
resume
)
4.5
4.2
4.1
7.5
6.4
5.6
4.2
4.0
4.3
2.5
1.3
5
130
122
5
ms
ns
ms
µA
mA
mA
No load, F=20MHz, V
dd
=2.8V,3.0V,3.3V
or 2.25V-3.63V
No load, F=20MHz, V
dd
=2.5V
No load, F=20MHz, V
dd
=1.8V
No load, F=125MHz,
V
dd
=2.8V,3.0V,3.3V or 2.25V-3.63V
No load, F=125MHz, V
dd
=2.5V
No load, F=125MHz, V
dd
=1.8V
V
dd
=2.5V-3.3V, OE=GND, output is in
High-Z state
V
dd
=1.8V, OE=GND, output is in High-Z
state
ST=GND, V
dd
=2.8V-3.3V, output is
weakly pulled down
ST=GND, V
dd
=2.5V, output is weakly
pulled down
ST=GND, V
dd
=1.8V, output is weakly
pulled down
Measured from the time V
dd
reaches its
rated minimum value
F=110MHz. For other frequencies,
T
oe
=100ns+3*cycles
F=137MHz. For other frequencies,
T
oe
=100ns+3*cycles
Measured from the time ST pin crosses
50% threshold
ABRACON IS
STANDARD SPECIFICATIONS:
LLC
5101 Hidden Creek Ln Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sales, please visit:
www.abracon.com
REVISED:
12.14.2018
ISO9001-2015
CERTIFIED
Simplifying Hardware and Software Development with Xilinx FPGAs White Paper
Simplifying Embedded Hardware and Software Development with Targeted Reference DesignsFPGAs are becoming the platform of choice for a growing number of hardware and software designers developing embed...
心仪 FPGA/CPLD
Inductor and transformer testing methods and experience
Inductor and transformer testing methods and experience...
fighting Test/Measurement
Using CSL library in CCS v5, taking McBSP of DM642 as an example
[size=4]Preliminary preparation: Download CSL header files and libraries. Since CCS v4 no longer has CSL, but is renamed CSLR and added to the BIOS, you need to download the CSL header file and librar...
fish001 DSP and ARM Processors
How to build this conditioning circuit?
I want to condition the external input -3.3V - 3.3V sinusoidal voltage signal into a 0V - 3.3V sinusoidal signal with the same phase. Is there any good solution? I saw someone do it with an op amp som...
smartygt Power technology
Double Balanced Mixers Using Active and Passive
TRADITIONALLY, the mixer has been the most dif- T ficult element to design and analyze in modern microwave receiver systems. The vast majority of these systems employ passive diode mixers as the state...
JasonYoo Analogue and Mixed Signal
kw4 two pits one example
[i=s]This post was last edited by freebsder on 2017-4-1 13:12[/i] [size=3] [/size] [size=3]They said that you must post to see the voice. . . [/size] The driver library of kw4, there is no RF part in ...
freebsder NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1330  1824  831  80  1332  27  37  17  2  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号