datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> LY62W1024RN-70SLE
PDF
Preview

LY62W1024RN-70SLE

Description
Standard SRAM, 128KX8, 70ns, CMOS, PDSO32,
Categorystorage    storage   
File Size262KB，15 Pages
ManufacturerLyontek
Websitehttp://www.lyontek.com.tw/index.html
Download Datasheet Parametric View All

LY62W1024RN-70SLE Overview

Standard SRAM, 128KX8, 70ns, CMOS, PDSO32,

LY62W1024RN-70SLE Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid108136361
package instructionTSSOP, TSSOP32,.56,20
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time70 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G32
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature80 °C
Minimum operating temperature-20 °C
organize128KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP32,.56,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Parallel/SerialPARALLEL
power supply3/5 V
Certification statusNot Qualified
Maximum standby current0.000008 A
Minimum standby current1.5 V
Maximum slew rate0.05 mA
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL EXTENDED
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL

LY62W1024RN-70SLE Preview

®
LY62W1024
Rev. 1.3
128K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY
Revision
Rev. 1.0
Rev. 1.1
Rev. 1.2
Rev. 1.3
Description
Initial Issue
Revised I
SB1
LL/LLI-LLE(max)= 50/100
μA
=> 20/50
μA
I
DR
LL/LLI-LLE(max)= 20/40
μA
=> 12/30
μA
Added SL Spec.
Revised typos in
FEATURES
Issue Date
Aug.28.2005
Mar.30.2006
Nov.2.2007
May.6.2008
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
0
®
LY62W1024
Rev. 1.3
128K X 8 BIT LOW POWER CMOS SRAM
GENERAL DESCRIPTION
The LY62W1024 is a 1,048,576-bit low power
CMOS static random access memory organized as
131,072 words by 8 bits. It is fabricated using very
high performance, high reliability CMOS technology.
Its standby current is stable within the range of
operating temperature.
The LY62W1024 is well designed for very low power
system applications, and particularly well suited for
battery back-up nonvolatile memory application.
The LY62W1024 operates from a single power
supply of 2.7V ~ 5.5V and all inputs and outputs are
fully TTL compatible
FEATURES
Fast access time : 35/55/70ns
Low power consumption:
Operating current : 12/10/7mA (TYP.)
Standby current : 1μA (TYP.)
Single 2.7V ~ 5.5V power supply
All outputs TTL compatible
Fully static operation
Tri-state output
Data retention voltage : 1.5V (MIN.)
Lead free and green package available
Package : 32-pin 450 mil SOP
32-pin 600 mil P-DIP
32-pin 8mm x 20mm TSOP-I
32-pin 8mm x 13.4mm STSOP
36-ball 6mm x 8mm TFBGA
PRODUCT FAMILY
Product Family
LY62W1024
LY62W1024(E)
LY62W1024(I)
Operating Temperature
0 ~ 70℃
-20 ~ 80℃
-40 ~ 85℃
Vcc Range
2.7 ~ 5.5V
2.7 ~ 5.5V
2.7 ~ 5.5V
Speed
35/55/70ns
35/55/70ns
35/55/70ns
FUNCTIONAL BLOCK DIAGRAM
PIN DESCRIPTION
SYMBOL
DESCRIPTION
Address Inputs
Data Inputs/Outputs
Chip Enable Inputs
Write Enable Input
Output Enable Input
Power Supply
Ground
No Connection
Vcc
Vss
A0 - A16
DQ0 – DQ7
DECODER
128Kx8
MEMORY ARRAY
CE#, CE2
WE#
OE#
V
CC
V
SS
NC
A0-A16
DQ0-DQ7
I/O DATA
CIRCUIT
COLUMN I/O
CE#
CE2
WE#
OE#
CONTROL
CIRCUIT
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
1
®
LY62W1024
Rev. 1.3
128K X 8 BIT LOW POWER CMOS SRAM
PIN CONFIGURATION
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SOP/P-DIP
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
CE2
WE#
A13
A8
A9
A11
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
A11
A9
A8
A13
WE#
CE2
A15
Vcc
NC
A16
A14
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
Vss
DQ2
DQ1
DQ0
A0
A1
A2
A3
LY62W1024
LY62W1024
TSOP-I/STSOP
A
B
C
D
E
F
G
H
A0
DQ4
DQ5
Vss
Vcc
DQ6
A1
A2
CE2
WE#
NC
A3
A4
A5
A6
A7
A8
DQ0
DQ1
Vcc
Vss
NC
NC
DQ2
A15 DQ3
A13
A14
DQ7 OE# CE# A16
A9
A10
A11
A12
1
2
3
4
TFBGA
5
6
ABSOLUTE MAXIMUN RATINGS*
PARAMETER
Terminal Voltage with Respect to V
SS
Operating Temperature
Storage Temperature
Power Dissipation
DC Output Current
Soldering Temperature (under 10 sec)
SYMBOL
V
TERM
T
A
T
STG
P
D
I
OUT
T
SOLDER
RATING
-0.5 to 7.0
0 to 70(C grade)
-20 to 80(E grade)
-40 to 85(I grade)
-65 to 150
1
50
260
UNIT
V
℃
℃
W
mA
℃
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
2
®
LY62W1024
Rev. 1.3
128K X 8 BIT LOW POWER CMOS SRAM
*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.
TRUTH TABLE
MODE
Standby
Output Disable
Read
Write
Note:
CE#
H
X
L
L
L
CE2
X
L
H
H
H
OE#
X
X
H
L
X
WE#
X
X
H
H
L
I/O OPERATION
High-Z
High-Z
High-Z
D
OUT
D
IN
SUPPLY CURRENT
I
SB1
I
SB1
I
CC
,I
CC1
I
CC
,I
CC1
I
CC
,I
CC1
H = V
IH
, L = V
IL
, X = Don't care.
DC ELECTRICAL CHARACTERISTICS
SYMBOL
TEST CONDITION
MIN.
PARAMETER
Supply Voltage
V
CC
2.7
*1
Input High Voltage
V
IH
0.7*Vcc
*2
Input Low Voltage
V
IL
- 0.2
V
CC
≧
V
IN
≧
V
SS
Input Leakage Current
I
LI
-1
Output Leakage
V
CC
≧
V
OUT
≧
V
SS,
I
LO
-1
Current
Output Disabled
Output High Voltage
V
OH
I
OH
= -1mA
2.2
Output Low Voltage
V
OL
I
OL
= 2mA
-
- 35
-
Cycle time = Min.
CE# = V
IL
and CE2 = V
IH
, - 55
I
CC
-
I
I/O
= 0mA
- 70
-
Average Operating
Cycle time = 1µs
Power supply Current
CE#
≦
0.2V and CE2
≧
V
CC
-0.2V,
I
CC1
-
I
I/O
= 0mA
other pins at 0.2V or V
CC
-0.2V
-SL
CE#
≧
V
CC
-0.2V
-
or CE2
≦
0.2V
-SLE/-SLI
-
Standby Power
I
SB1
Other pins at 0.2V
Supply Current
-LL
-
or Vcc-0.2V
-LLE/-LLI
-
Notes:
1. V
IH
(max) = V
CC
+ 3.0V for pulse width less than 10ns.
2. V
IL
(min) = V
SS
- 3.0V for pulse width less than 10ns.
3. Over/Undershoot specifications are characterized, not 100% tested.
4. Typical values are included for reference only and are not guaranteed or tested.
Typical valued are measured at V
CC
= V
CC
(TYP.) and T
A
= 25℃
TYP.
3.0
-
-
-
-
2.7
-
12
10
7
1
1
1
1
1
*4
MAX.
5.5
V
CC
+0.3
0.6
1
1
-
0.4
80
60
50
10
10
10
20
50
UNIT
V
V
V
µA
µA
V
V
mA
mA
mA
mA
µA
µA
µA
µA
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
3
®
LY62W1024
Rev. 1.3
128K X 8 BIT LOW POWER CMOS SRAM
CAPACITANCE
(T
A
= 25
℃
, f = 1.0MHz)
PARAMETER
Input Capacitance
Input/Output Capacitance
SYMBOL
C
IN
C
I/O
MIN.
-
-
MAX
6
8
UNIT
pF
pF
Note : These parameters are guaranteed by device characterization, but not production tested.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
0.2V to V
CC
- 0.2V
3ns
1.5V
C
L
= 50pF + 1TTL, I
OH
/I
OL
= -1mA/2mA
AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE
PARAMETER
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Access Time
Chip Enable to Output in Low-Z
Output Enable to Output in Low-Z
Chip Disable to Output in High-Z
Output Disable to Output in High-Z
Output Hold from Address Change
(2) WRITE CYCLE
PARAMETER
Write Cycle Time
Address Valid to End of Write
Chip Enable to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data to Write Time Overlap
Data Hold from End of Write Time
Output Active from End of Write
Write to Output in High-Z
SYM. LY62W1024-35 LY62W1024-55 LY62W1024-70 UNIT
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
t
RC
35
-
55
-
70
-
ns
t
AA
-
35
-
55
-
70
ns
t
ACE
-
35
-
55
-
70
ns
t
OE
-
25
-
30
-
35
ns
t
CLZ
*
10
-
10
-
10
-
ns
t
OLZ
*
5
-
5
-
5
-
ns
t
CHZ
*
-
15
-
20
-
25
ns
t
OHZ
*
-
15
-
20
-
25
ns
t
OH
10
-
10
-
10
-
ns
SYM. LY62W1024-35 LY62W1024-55 LY62W1024-70
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
t
WC
35
-
55
-
70
-
t
AW
30
-
50
-
60
-
t
CW
30
-
50
-
60
-
t
AS
0
-
0
-
0
-
t
WP
25
-
45
-
55
-
t
WR
0
-
0
-
0
-
t
DW
20
-
25
-
30
-
t
DH
0
-
0
-
0
-
t
OW
*
5
-
5
-
5
-
t
WHZ
*
-
15
-
20
-
25
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
*These parameters are guaranteed by device characterization, but not production tested.
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
4
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

SM7232, CS7232 dimming control application specific integrated circuit

Locomotive sound generating circuit

Switching power supply circuit diagram composed of CW3524 controlling GTR

Transistor ionization alarm circuit

TWD-02 position temperature regulator circuit

Micro lead-acid battery charger circuit diagram

EEWORLD University ---- Correctly Test MLCC
Correctly testing MLCC : https://training.eeworld.com.cn/course/4830Have you ever encountered a situation where your MLCC (multilayer ceramic capacitor) measurement value is either low or out of speci...
老白菜 Test/Measurement
How to verify if EPLD is to be replaced?
The company has a very old product that needs to be replaced by EPLD. The replacement has been selected. How should it be verified or tested?...
hnui FPGA/CPLD
3G Android Mobile Development Expert Lecture (December 19th at Google Beijing Headquarters
[font=Verdana][color=#ff0000][/color][/font][color=#000000][color=#008000][color=#ff6600][font=Verdana]As the most popular Linux open source platform, Google's Android mobile phone operating system ha...
bjfarsighttop Embedded System
End soon~~~
...
260658 Embedded System
How to assign values to pins in PIC32MX by bit addressing
Today I read the PIC32 IO port description, which mentioned the method of assigning values to the microcontroller registers and then setting the output. Now I want to assign a value directly to a pin,...
二白啊啊 Microchip MCU
Why can't the same network be connected in PCB?
Why can't the same network be connected in PCB?...
l0700830216 PCB Design
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. ALZ21F05W
  2. EB13C8H2H-155.52MTR
  3. R46KW468050M2KV
  4. LP49-44-4.0M-15H1CC
  5. M80-4T1240500-07-301-00-302
  6. ABSM2-32.000MHZ-10-EZ-F-T
  7. YTW-37-04-G-Q-120-085
  8. MCS0402HE4640BE1
  9. SPP3095
  10. A2012HD-2x5P
  11. B2100R07PA001
  12. SS8550

Popular Articles

  1. Uboot replaces eboot to burn and start wince
  2. 26-Conveyor belt counting system based on single chip microcomputer
  3. What should I do if the gas detector alarms?
  4. DPU company Yisixin Technology announced the completion of Pre-A round of financing
  5. Flower watering control system based on 51 single chip microcomputer wifi internet of things
  6. ARM cpsr register and spsr register
  7. OnePlus Nord 2 CE passed BIS certification, suggesting that it will be released soon
  8. Han's Laser: Net profit is expected to exceed 1.95 billion yuan in 2021, a year-on-year increase of more than 99%
  9. Digital Oscilloscope 54621A Application Tutorial
  10. Jlink debugging 2440 can not enter the interrupt, see here

Technical ResourceMore

  1. LDO compensation circuit has stable load regulation
  2. Research on new machine learning theory and its application in intelligent fault diagnosis
  3. Research on High Precision Current Mode Synchronous Rectification DC_DC Buck Converter
  4. Low power supply loop
  5. v2x Specification Summary
  6. 2003 National College Student Electronic Design Competition Sony Cup Broadband Amplifier
  7. PID algorithm demonstration tool
  8. STM32F0 always fails when jumping to different code areas... Did you do these operations correctly?
  9. An abnormal phenomenon related to PDR_ON and its analysis
  10. 51 timer.exe

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1932  2545  2370  1373  1533  39  52  48  28  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号