EEWORLDEEWORLDEEWORLD

Part Number

Search

2CS020-49GG

Description
IC Socket, PGA20, 20 Contact(s), 2.54mm Term Pitch, 0.1inch Row Spacing, Solder
CategoryThe connector    socket   
File Size130KB,2 Pages
ManufacturerAdvanced Interconnections Corp.
Download Datasheet Parametric View All

2CS020-49GG Overview

IC Socket, PGA20, 20 Contact(s), 2.54mm Term Pitch, 0.1inch Row Spacing, Solder

2CS020-49GG Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Code_compli
ECCN codeEAR99
Other featuresSTANDARD: UL 94V-0
body width0.5 inch
subject depth0.095 inch
body length0.4 inch
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrie
Contact materialBERYLLIUM COPPER
Contact styleRND PIN-SKT
Device slot typeIC SOCKET
Type of equipment usedPGA20
Shell materialTHERMOPLASTIC POLYESTER
JESD-609 codee4
Manufacturer's serial numberCS
Plug contact pitch0.1 inch
Installation methodSTRAIGHT
Number of contacts20
Maximum operating temperature140 °C
Minimum operating temperature-60 °C
PCB contact patternRECTANGULAR
PCB contact row spacing0.1 mm
Terminal pitch2.54 mm
Termination typeSOLDER
Base Number Matches1
cc2430 development related
The New Year is coming, so I'd like to share some of the information I learned about cc2430. It's not much, but it's very useful.I hope that students who are studying RF can share more information so ...
fbihjp TI Technology Forum
A large domestic communications company is looking for the following developers
The company is a large domestic communications company, with its main businesses being TDS-CDMA, LTE and other products. We are now recruiting the following developers: It would be best if you have ex...
hr_xyt FPGA/CPLD
Comparison of various PCB design software
1. Protel is undoubtedly the earliest EDA software that people come into contact with. There are courses on Protel software in most universities, but we have to admit that Protel is indeed one of the ...
eclipse0 PCB Design
FPGA Arria V DDR3 controller based on QSYS
A QSYS-based DDR3 controller was built on the ArriaV development board, which contains NIOSII, DDR3 controller. After downloading the generated sof file to the board, I opened the Eclipse interface an...
陈光809 FPGA/CPLD
Rapid migration between IAR and Keil
Let me share the company information of Guangzhou Zhou Ligong, haha!...
fengye5340 Microcontroller MCU
sockit custom kernel USB disk cannot be recognized
Please ask a question. I use a sockit development board. I follow the tutorial and use the socfpga_3.9_rel kernel to generate a zimage file. After downloading it to the board, plugging in the USB hub ...
AD_DA FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1188  135  2056  2446  1958  24  3  42  50  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号