or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.5
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
Colleagues who are leaving ASUS will leave some words as usual, which is also the unique corporate culture of ASUS. I am also wondering whether to leave something as usual so that future generations c...
[size=4] Noise is a common problem that is ubiquitous. Almost everyone who works with circuits has to deal with noise at some point, either by finding it and fixing it or reducing its effect on measur...
I am currently developing on the Sostar SSD-DM642 video development board, but there is no documentation for the board. Does anyone have documentation for this board? Just a few simple video routines ...
1. I have been busy recently, so I will participate in this interesting DIY activity later, but the process is still very interesting. I made an op amp evaluation board. Originally, I wanted to use th...
A line scan lens is an industrial lens used with line scan cameras. Its imaging principle is to capture the image of the workpiece using a linear sensor and then perform digital signal processing t...[Details]
Reflow soldering, a common soldering method in modern electronics manufacturing, primarily melts solder paste and pads to form solder joints. With technological advancements, soldering equipment ha...[Details]
Today's security industry has entered the era of massive networking. Many enterprises, especially financial institutions, have established multi-level video surveillance networking platforms. Lever...[Details]
The automotive industry in 2025 is undergoing a thorough intelligent reshuffle.
Geely wants to make changes in the field of AI cockpits: in the future, there will be no traditional smart...[Details]
Overview
As handheld voice communication devices become more and more popular, they are increasingly used in noisy environments, such as airports, busy roads, crowded bars, etc. In such noisy ...[Details]
Permanent magnets are essential components in a wide range of household and industrial devices. They are particularly crucial in the renewable energy sector, including electric vehicle motors. Curr...[Details]
UPS stands for Uninterruptible Power Supply, which includes energy storage devices. It is mainly used to provide uninterruptible power supply for devices that require high power stability.
...[Details]
The MCX E series is the most reliability- and safety-focused series in NXP's extensive MCX product portfolio.
With the launch of this series, NXP has further enriched its 5V-compatible MCU pr...[Details]
Intel®
Xeon®
6
-
core processors now support the new Amazon EC2 R8i and R8i-flex instances on Amazon Web Services (AWS).
These new instances offer superior performance and fast...[Details]
In the period after the switching power supply achieved the "20 kHz" revolution in the 1970s, although improvements and enhancements were made in circuit technology, the development level of the se...[Details]
As a pioneer in the new smart home concept, robot vacuums have captured a significant market share. Robot vacuums, also known as automatic sweepers, smart vacuums, or robot vacuums, are smart home ...[Details]
Blackfin® 16-/32-bit embedded processors offer high performance, low power consumption, flexible software features, and scalability, making them suitable for converged applications such as multi-fo...[Details]
The motor is a very important component for new energy vehicles. In terms of vehicle power, pure electric vehicles use electric motors instead of traditional diesel/gasoline engines. For electric v...[Details]
The power transmission system between a car's engine and drive wheels is called its drivetrain. It ensures the necessary traction and speed under various driving conditions, and coordinates these t...[Details]
In a previous article, we introduced
the origin of
AVTP
and the meaning of the various header fields when using it to transmit audio. This article will explain the meaning and constraints of...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
