5SGXMA7H3F35C4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGXMA7H3F35C4

5SGXMA7H3F35C4: Descriptionfpga - field programmable gate array fpga - stratix V GX 2560 labs 552 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

5SGXMA7H3F35C4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMA7H3F35C4	-	-	View	Buy Now

5SGXMA7H3F35C4 Overview

fpga - field programmable gate array fpga - stratix V GX 2560 labs 552 ios

5SGXMA7H3F35C4 Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	N
Produc	Stratix V GX
Number of Logic Elements	622000
Number of Logic Array Blocks - LABs	234720
Total Memory	57.16 Mbi
Number of I/Os	552
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1152
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	7.16 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	24
Packaging	Tray
Factory Pack Quantity	24

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

TWH32 audio application

Low power audio signal amplifier circuit

Nickel-cadmium battery automatic charger circuit (simple)

Phase loss protection circuit for three-phase three-wire system

Computer motherboard circuit diagram 440GX_20

How to configure the 16-bit input falling edge capture mode of the LM3S9B92 timer?: [align=left]Can anyone tell me what is wrong with my code configuration? The code is configured completely according to the configuration steps on the datasheet, but the falling edge capture mode cann...; 梦归魂 Microcontroller MCU

msp430 failure [urgent help]: Have any of you used the MSP430 f149 chip? I designed a circuit myself and used this chip. It was fine at first. After using it for a while, I couldn't download the program. I checked the jtag line an...; lininggray Microcontroller MCU

Does anyone have a reference for [hotel digital TV renovation plan]: Please take a look at the following information, which was sent by a netizen of mine. Let me share it with you first, maybe you will need itThe basic principle of the plan: use more than 30 set-top bo...; xyh_521 Industrial Control Electronics

PCB 3D: When displaying PCB 3D, I want to import the plastic shell for matching. Currently, there are only 2D plastic shell CAD drawings. How can I import and process them? ? ?...; y2018y PCB Design

FPGA Advanced Timing Comprehensive Tutorial: ...; 琉璃珠 FPGA/CPLD

Please take a look at my little i program to see if there is any problem (please point it out as much as possible): I wrote a program, but there is a problem in the module that processes the buttons. I found that Verilog HDL is very different from C language. Sometimes there is a problem and I can't figure out the ...; qianping003 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components