LFSC3GA40E-5FF1020I datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> LFSC3GA40E-5FF1020I

LFSC3GA40E-5FF1020I: Descriptionfpga - field programmable gate array 40.4K luts 562 I/O serdes 1.2V -5 I; Categorysemiconductor Other integrated circuit (IC); File Size4MB，344 Pages; ManufacturerAll Sensors

Download Datasheet Parametric View All

LFSC3GA40E-5FF1020I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LFSC3GA40E-5FF1020I	-	-	View	Buy Now

LFSC3GA40E-5FF1020I Overview

fpga - field programmable gate array 40.4K luts 562 I/O serdes 1.2V -5 I

LFSC3GA40E-5FF1020I Parametric

Parameter Name	Attribute value
Manufacture	Lattice
Product Category	FPGA - Field Programmable Gate Array
RoHS	N
Produc	SC
Number of Logic Elements	40000
Number of Logic Array Blocks - LABs	5000
Total Memory	4.63 Mbi
Number of I/Os	562
Operating Supply Voltage	1.2 V
Maximum Operating Temperature	+ 105 C
Mounting Style	SMD/SMT
Package / Case	OFCBGA-1020
Distributed RAM	650 kbi
Embedded Block RAM - EBR	3.98 Mbi
Maximum Operating Frequency	700 MHz
Minimum Operating Temperature	- 40 C
Packaging	Tray
Factory Pack Quantity	24

Preview

Download Datasheet

View All

LatticeSC/M Family flexiPCS Data Sheet

DS1005 Version 02.0, June 2011

Table of Contents

LatticeSC/M Family flexiPCS Data Sheet

June 2011

Introduction to flexiPCS ..................................................................................................................... 1-1

flexiPCS™ Features........................................................................................................................................... 1-1

flexiPCS Introduction.......................................................................................................................................... 1-2

Architecture Overview ........................................................................................................................................ 1-2

flexiPCS Quad........................................................................................................................................... 1-2

flexiPCS Channel ...................................................................................................................................... 1-3

Per Channel PCS/FPGA Interface Ports................................................................................................... 1-4

Using this Data Sheet ............................................................................................................................... 1-7

SERDES Functionality/Electrical & Timing ...................................................................................... 2-1

Introduction ........................................................................................................................................................ 2-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 2-1

Quad and Channel Option Control..................................................................................................................... 2-1

Register Map Addressing.......................................................................................................................... 2-1

Auto-Configuration .................................................................................................................................... 2-3

SERDES Functionality ....................................................................................................................................... 2-4

SERDES Port Description.................................................................................................................................. 2-6

SERDES Functionality Detailed Description ...................................................................................................... 2-8

SERDES Powerup .................................................................................................................................... 2-8

Clocks & Resets........................................................................................................................................ 2-9

Rate Mode Registers .............................................................................................................................. 2-12

Locked Reference and Transmit Clocks ................................................................................................. 2-17

Transmit Clocks ...................................................................................................................................... 2-18

Receive Clocks ....................................................................................................................................... 2-18

Transmit Data.......................................................................................................................................... 2-22

Transmit Data Skew................................................................................................................................ 2-23

Receive Data........................................................................................................................................... 2-23

Low Speed SERDES Receiver Operation ....................................................................................................... 2-26

Status Interrupt Registers ................................................................................................................................ 2-27

Receive CDR Loss of Lock Interrupt Usage .................................................................................................... 2-27

flexiPCS Reset Sequences .............................................................................................................................. 2-28

flexiPCS Power Down Control Signals............................................................................................................. 2-29

SERDES Electrical & Timing Characteristics................................................................................................... 2-31

SERDES Performance............................................................................................................................ 2-31

SERDES High Speed Data Transmitter.................................................................................................. 2-31

SERDES High Speed Data Receiver...................................................................................................... 2-33

Interfacing to Reference Clock CML Buffers.................................................................................................... 2-36

SERDES Power ............................................................................................................................................... 2-37

SERDES Power Supply Sequencing Requirements............................................................................... 2-38

SERDES Power Supply Requirements............................................................................................................ 2-38

SERDES Power Supply Package Requirements............................................................................................. 2-38

Power-Down/Power-Up Specification .............................................................................................................. 2-38

8-bit and 10-bit SERDES Only Modes ............................................................................................... 3-1

Introduction ........................................................................................................................................................ 3-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 3-1

Quad and Channel Option Control..................................................................................................................... 3-1

Register Map Addressing.......................................................................................................................... 3-2

Auto-Configuration .................................................................................................................................... 3-3

8-bit SERDES Only Register Settings....................................................................................................... 3-4

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

Lattice Semiconductor

Table of Contents

LatticeSC/M Family flexiPCS Data Sheet

8-bit SERDES Only Auto-Configuration Example ..................................................................................... 3-4

10-bit SERDES Only Register Settings..................................................................................................... 3-5

10-bit SERDES Only Auto-Configuration Example ................................................................................... 3-6

8-bit SERDES Only Mode .................................................................................................................................. 3-6

8-bit SERDES Only Mode Pin Description......................................................................................................... 3-8

8-bit SERDES Only Mode Detailed Description................................................................................................. 3-9

Clocks & Resets........................................................................................................................................ 3-9

Transmit Data.......................................................................................................................................... 3-11

Receive Data........................................................................................................................................... 3-14

Control & Status ...................................................................................................................................... 3-16

10-bit SERDES Only Mode .............................................................................................................................. 3-16

10-bit SERDES Only Mode Pin Description..................................................................................................... 3-18

10-bit SERDES Only Mode Detailed Description............................................................................................. 3-19

Clocks & Resets...................................................................................................................................... 3-19

Transmit Data.......................................................................................................................................... 3-21

Receive Data........................................................................................................................................... 3-24

Control & Status ...................................................................................................................................... 3-26

Generic 8b10b Mode ........................................................................................................................... 4-1

Introduction ........................................................................................................................................................ 4-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 4-1

Quad and Channel Option Control..................................................................................................................... 4-1

Register Map Addressing.......................................................................................................................... 4-2

Auto-Configuration .................................................................................................................................... 4-3

Generic 8b10b Register Settings .............................................................................................................. 4-4

Generic 8b10b Auto-Configuration Example............................................................................................. 4-5

Generic 8b10b Mode.......................................................................................................................................... 4-6

Generic 8b10b Mode Pin Description ................................................................................................................ 4-8

Generic 8b10b Mode Detailed Description ...................................................................................................... 4-10

Clocks & Resets...................................................................................................................................... 4-10

Transmit Data.......................................................................................................................................... 4-12

Receive Data........................................................................................................................................... 4-16

Control & Status ...................................................................................................................................... 4-32

Status Interrupt Registers ....................................................................................................................... 4-33

Gigabit Ethernet Mode ....................................................................................................................... 5-1

Introduction ........................................................................................................................................................ 5-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 5-1

Quad and Channel Option Control..................................................................................................................... 5-2

Register Map Addressing.......................................................................................................................... 5-2

Auto-Configuration .................................................................................................................................... 5-4

Gigabit Ethernet Register Settings............................................................................................................ 5-4

Gigabit Ethernet Auto-Configuration ......................................................................................................... 5-5

Gigabit Ethernet Mode ....................................................................................................................................... 5-6

Gigabit Ethernet Mode Pin Description .............................................................................................................. 5-7

Gigabit Ethernet Mode Detailed Description ...................................................................................................... 5-9

Clocks & Resets........................................................................................................................................ 5-9

Transmit Data.......................................................................................................................................... 5-10

Receive Data........................................................................................................................................... 5-13

Auto-Negotiation ..................................................................................................................................... 5-22

Control & Status ...................................................................................................................................... 5-25

Status Interrupt Registers ....................................................................................................................... 5-26

Fibre Channel Mode ........................................................................................................................... 6-1

Introduction ........................................................................................................................................................ 6-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 6-1

Quad and Channel Option Control..................................................................................................................... 6-2

Lattice Semiconductor

Table of Contents

LatticeSC/M Family flexiPCS Data Sheet

Register Map Addressing.......................................................................................................................... 6-2

Auto-Configuration .................................................................................................................................... 6-4

Fibre Channel Register Settings ............................................................................................................... 6-4

Fibre Channel Auto-Configuration Example.............................................................................................. 6-5

Fibre Channel Mode........................................................................................................................................... 6-6

Fibre Channel Mode Pin Description ................................................................................................................. 6-7

Fibre Channel Mode Detailed Description ....................................................................................................... 6-10

Clocks & Resets...................................................................................................................................... 6-10

Transmit Data.......................................................................................................................................... 6-12

Receive Data........................................................................................................................................... 6-14

Control & Status ...................................................................................................................................... 6-23

Status Interrupt Registers ....................................................................................................................... 6-23

XAUI Mode ........................................................................................................................................... 7-1

Introduction ........................................................................................................................................................ 7-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 7-1

Quad and Channel Option Control..................................................................................................................... 7-1

Register Map Addressing.......................................................................................................................... 7-2

Auto-Configuration .................................................................................................................................... 7-3

XAUI Register Settings ............................................................................................................................. 7-4

XAUI Auto-Configuration Example............................................................................................................ 7-5

XAUI Mode......................................................................................................................................................... 7-6

XAUI Mode Pin Descriptions.............................................................................................................................. 7-8

XAUI Mode Detailed Description........................................................................................................................ 7-9

Clocks & Resets........................................................................................................................................ 7-9

Transmit Data.......................................................................................................................................... 7-11

Receive Data........................................................................................................................................... 7-15

Control & Status ...................................................................................................................................... 7-25

Status Interrupt Registers ....................................................................................................................... 7-26

PCI Express Mode .............................................................................................................................. 8-1

Introduction ........................................................................................................................................................ 8-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 8-1

Quad and Channel Option Control..................................................................................................................... 8-2

Register Map Addressing.......................................................................................................................... 8-2

Auto-Configuration .................................................................................................................................... 8-4

PCI Express Register Settings.................................................................................................................. 8-5

x4 PCI Express Auto-Configuration Example ........................................................................................... 8-6

PCI Express Mode ............................................................................................................................................. 8-7

PCI Express Mode Pin Description .................................................................................................................... 8-9

PCI Express Mode Detailed Description .......................................................................................................... 8-11

Clocks & Resets...................................................................................................................................... 8-11

Transmit Data.......................................................................................................................................... 8-12

Receive Data........................................................................................................................................... 8-16

Control & Status ...................................................................................................................................... 8-21

x2 PCI Express Operation....................................................................................................................... 8-22

x4 PCI Express Operation................................................................................................................................ 8-26

x4 PCI Express Operation Pin Description ...................................................................................................... 8-28

x4 PCI Express Operation Detailed Description .............................................................................................. 8-31

Clocks & Resets...................................................................................................................................... 8-31

Transmit Data.......................................................................................................................................... 8-31

Receive Data........................................................................................................................................... 8-31

x8 PCI Express Operation................................................................................................................................ 8-35

Control & Status ...................................................................................................................................... 8-37

Status Interrupt Registers ....................................................................................................................... 8-38

iii

Lattice Semiconductor

Table of Contents

LatticeSC/M Family flexiPCS Data Sheet

Serial RapidIO Mode ........................................................................................................................... 9-1

Introduction ........................................................................................................................................................ 9-1

LatticeSC flexiPCS Quad Module ............................................................................................................. 9-1

Quad and Channel Option Control..................................................................................................................... 9-2

Register Map Addressing.......................................................................................................................... 9-2

Auto-Configuration .................................................................................................................................... 9-3

Serial RapidIO Register Settings .............................................................................................................. 9-4

Serial RapidIO Auto-Configuration Example............................................................................................. 9-5

Serial RapidIO Mode.......................................................................................................................................... 9-6

1x Serial RapidIO Mode Pin Descriptions .......................................................................................................... 9-8

Serial RapidIO Mode Detailed Description......................................................................................................... 9-9

Clocks & Resets........................................................................................................................................ 9-9

Transmit Data.......................................................................................................................................... 9-12

Receive Data........................................................................................................................................... 9-15

Control & Status ...................................................................................................................................... 9-19

4x Serial RapidIO Operation ............................................................................................................................ 9-20

4x Serial RapidIO Operation Pin Description ................................................................................................... 9-22

4x Serial RapidIO Operation Detailed Description ........................................................................................... 9-23

Clocks & Resets...................................................................................................................................... 9-23

Transmit Data.......................................................................................................................................... 9-24

Receive Data........................................................................................................................................... 9-27

Control & Status ...................................................................................................................................... 9-32

Status Interrupt Registers ....................................................................................................................... 9-33

SONET Mode ..................................................................................................................................... 10-1

Introduction ...................................................................................................................................................... 10-1

LatticeSC flexiPCS Quad Module ........................................................................................................... 10-1

Quad and Channel Option Control................................................................................................................... 10-1

Register Map Addressing........................................................................................................................ 10-2

Auto-Configuration .................................................................................................................................. 10-3

SONET Register Settings ....................................................................................................................... 10-4

SONET Auto-Configuration..................................................................................................................... 10-5

SONET Mode................................................................................................................................................... 10-6

SONET Mode Pin Description.......................................................................................................................... 10-8

SONET Mode Detailed Description.................................................................................................................. 10-9

Clocks & Resets...................................................................................................................................... 10-9

Transmit Data........................................................................................................................................ 10-11

Receive Data......................................................................................................................................... 10-15

Control & Status .................................................................................................................................... 10-25

Status Interrupt Registers ..................................................................................................................... 10-26

Multi-Channel Alignment ................................................................................................................. 11-1

Introduction ...................................................................................................................................................... 11-1

Supported Protocols......................................................................................................................................... 11-2

Alignment Within A Quad ................................................................................................................................. 11-4

Alignment Between Quads............................................................................................................................. 11-13

Alignment Between Two Devices................................................................................................................... 11-19

Synchronization of Aligned Channels Across Two Devices.................................................................. 11-20

Status Interrupt Registers ..................................................................................................................... 11-21

flexiPCS Testing .............................................................................................................................. 12-1

Introduction ...................................................................................................................................................... 12-1

Near-End Loopback Modes ............................................................................................................................. 12-1

Far-End Loopback Modes................................................................................................................................ 12-2

PRBS Generator and Checker......................................................................................................................... 12-4

Memory Map ..................................................................................................................................... 13-1

LatticeSC flexiPCS Memory Map..................................................................................................................... 13-1

Recommended Resources

Full wave and bridge rectifier circuitb

Lighting delay circuit using transistors Part 3

Circuit diagram of using SK-IV's voice-activated automatic lighting to accompany music

Gas pendulum tilt sensor structure circuit diagram B

Squelch circuit

Multifunctional charger circuit(2)

[Increase knowledge] Tips to prevent PCB board warping after design: One of the causes of warping of printed circuit boards is that the substrate (copper clad laminate) used may warp. However, during the processing of printed circuit boards, thermal stress, chemical fa...; qwqwqw2088 PCB Design

What else do you think should be shared about LPC1114?: To be honest, LPC1114 is actually quite simple, and NXP has a lot of routines. The only drawback is that the library functions are incomplete and there is no complete documentation. If you really want...; lixiaohai8211 NXP MCU

Ask about sound optimization: Now I want to optimize the audio, and hope there is an API that can directly operate the dsp chip. The current chip is ti's tms320c54X series chip, but the functions I see in the downloaded documents ...; highsea Embedded System

DSP controlled motor: Hello, teachers. I am working on DSP to control BLDC. I want to know what determines the PWM pin voltage on the DSP development board? Why is the PWM pin output voltage different when using different ...; studyking DSP and ARM Processors

What chip is printed with OEMR? At first glance, it should be a radio frequency switch or something like that.: What chip is printed on the screen? It looks like a radio frequency switch or something like that. [img]file:///c:/users/administrator/appdata/roaming/360se6/User Data/temp/111216hirrteakeeui0dka.png[...; suyou123 Test/Measurement

TI C64X+ General Library Function User Manual: TI provides efficient library functions for its DSP series chips, covering general and some special fields. This article focuses on the general library functions of TI C64X+ platform, including their ...; Aguilera DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components