EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXMB5G4F40C5N

Description
fpga - field programmable gate array fpga - arria V GX 15849 labs 704 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5AGXMB5G4F40C5N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXMB5G4F40C5N - - View Buy Now

5AGXMB5G4F40C5N Overview

fpga - field programmable gate array fpga - arria V GX 15849 labs 704 ios

5AGXMB5G4F40C5N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducArria V GX
Number of Logic Elements420000
Number of Logic Array Blocks - LABs15849
Total Memory23072 kbi
Number of I/Os704
Operating Supply Voltage0.85 V, 1.1 V, 1.15 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1517
Data Rate6.5536 Gbps
Embedded Block RAM - EBR2532 kbi
M10K Memory20540 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature0 C
Number of Transceivers18
PackagingTray
Factory Pack Quantity21
2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Blue pipe solution
The surface is printed with DB3 5T blue, but the multimeter can’t measure the value?...
小白求科普 Power technology
If you don't understand this (Martian text), just look at the pictures
The original documents are attached below....
btty038 RF/Wirelessly
DSP 5410 development C language remote call problem!
I found a problem during development, that is, how to call the c in the extension area of the c language? #PRAGMA CODE_SECTION(symbol, ".etext") Suppose I define a test function, how to call it in the...
520087161 Embedded System
Seeking distance or speed on an RS-485 bus?
Network designers know that the RS-485 standard has a proven track record of robust and reliable communications, making it the recommended standard for multi-point differential data transmission in in...
qwqwqw2088 Analogue and Mixed Signal
Design of wireless home gateway based on Clinux?
Abstract : This paper introduces the microprocessor S based on ARM7TDMI core .3CThe application of 44B0X in the design of wireless home gateway, the composition and design of the hardware structure of...
feifei RF/Wirelessly
Calculation of the primary coil inductance of the flyback switching power supply transformer Switching power supply principle and design (serial 24)
[b]1-7-3-2-2. Calculation of the inductance of the primary coil of the flyback switching power supply transformer[/b] The flyback switching power supply is different from the forward switching power s...
noyisi112 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 440  762  1119  2162  1822  9  16  23  44  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号