5SGXMA4H3F35C2N datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGXMA4H3F35C2N

5SGXMA4H3F35C2N: Descriptionfpga - field programmable gate array fpga - stratix V GX 1900 labs 552 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXMA4H3F35C2N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMA4H3F35C2N	-	-	View	Buy Now

5SGXMA4H3F35C2N Overview

fpga - field programmable gate array fpga - stratix V GX 1900 labs 552 ios

5SGXMA4H3F35C2N Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GX
Number of Logic Elements	420000
Number of Logic Array Blocks - LABs	158500
Total Memory	41.84 Mbi
Number of I/Os	552
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1152
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	4.84 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	24
Packaging	Tray
Factory Pack Quantity	24

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Low power consumption timing circuit

Hall sensor signal amplification circuit diagram

Zoomlion F-2250 power amplifier switching regulated power supply circuit diagram

Injector and tracker.gif

6.5kHzLC frequency selective encoder

Differential flammable gas detection application circuit

The DHT11 code does not respond at all. Is it because I understand it too simply? Please take a look.: [code]#define DHT_H_1 PORTD|=(120us wait 25us for DHT to respond if(PIND7==0)//Check pin7 status. DHT pulls PIN7 low to respond { while(PIND7==0)//Wait for DHT to pull PIN7 low 80us while(PIND7==1)//W...; zqdl8 Microchip MCU

How to implement the unified clock system UCS for MSP430F5529: [align=left][font=Verdana, Arial, Helvetica, sans-serif][size=4][color=#000000]There is one thing I missed before, so I will add it here: [b]There is another module clock source: MODOSC, which generat...; fish001 Microcontroller MCU

External Medical and IT Power Supplies Meet Latest Energy Efficiency Standards: XP Power has announced the launch of the AEF and AFM series of external AC/DC power supply units. Designed for a wide range of IT and portable medical equipment, the units provide single outputs with ...; 安_然 Analog electronics

Analog Engineer's Circuit Design Guide - Data Converters: TI Analog Engineers Circuit Design Guide - Data Converters, Analog Engineers Circuit Design Guide: Data Converters - Second Edition, The Analog Engineer's Circuit Cookbook: Data Converters provides an...; qwqwqw2088 Analogue and Mixed Signal

Ask about UCOS multitasking stack: I am using LPC2136 with 32K internal RAM. I have opened 5 tasks. The stack size of each task is 800 bytes. Is there any problem?...; jlinkv8 Real-time operating system RTOS

Has anyone written a middle layer function for the casio dt930 handheld device?: Friends who have written casio dt930 handheld program, how much do you know about the rich_XXX middle-layer function provided by Riji company? Our company used to develop casio dt930 handheld program ...; simba_chen Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components