LCMXO2-2000HC-6TG144C datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> LCMXO2-2000HC-6TG144C

LCMXO2-2000HC-6TG144C: Descriptionfpga - field programmable gate array 2112 luts 112 IO 3.3V 6 spd; Categorysemiconductor Other integrated circuit (IC); File Size527KB，30 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric View All

LCMXO2-2000HC-6TG144C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LCMXO2-2000HC-6TG144C	-	-	View	Buy Now

LCMXO2-2000HC-6TG144C Overview

fpga - field programmable gate array 2112 luts 112 IO 3.3V 6 spd

LCMXO2-2000HC-6TG144C Parametric

Parameter Name	Attribute value
Manufacture	Lattice
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	MachXO2
Number of Logic Elements	2112
Number of Logic Array Blocks - LABs	264
Total Memory	170 kbi
Number of I/Os	111
Operating Supply Voltage	2.5 V/3.3 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	TQFP-144
Distributed RAM	16 kbi
Embedded Block RAM - EBR	74 kbi
Maximum Operating Frequency	133 MHz
Minimum Operating Temperature	0 C
Operating Supply Curre	82 uA
Packaging	Tray
Factory Pack Quantity	60
User Flash Memory - UFM	80 kbi

Preview

Download Datasheet

View All

MachXO2 Product Family Qualification Summary

Lattice Document # 25 – 106923

February 2013

Lattice Semiconductor Corporation Doc. #25-106923 Rev. F

INDEX

1.0 INTRODUCTION .................................................................................................................................................. 4

Table 1.1 MachXO2 Product-Package

THIS TABLE AND RED TEXT ON THIS PAGE WILL BE DELETEDError!

Bookmark

2.0 LATTICE PRODUCT QUALIFICATION PROGRAM .......................................................................................... 5

Figure 2.1: Lattice Standard Product Qualification Process Flow ............................................................................. 6

Table 2.2: Standard Qualification Testing ................................................................................................................. 8

3.0 QUALIFICATION DATA MACHXO2 PRODUCT FAMILY ................................................................................ 10

3.1 M

ACH

XO2 P

RODUCT

AMILY

IFE

(HTOL) D

ATA

...................................................................................................... 10

Table 3.1.1: MachXO2 Product Family Life Results ................................................................................................ 10

3.2 M

ACH

XO2 P

RODUCT

AMILY

IGH

EMPERATURE

ETENTION

(HTRX) D

ATA

............................................................. 12

Table 3.2.1: MachXO2 High Temperature Retention Results ................................................................................. 12

3.3 M

ACH

XO2 P

RODUCT

AMILY

LASH

NDURANCE

YCLING

ATA

.............................................................................. 13

Table 3.3.1: MachXO2 Flash Extended Endurance Results ................................................................................... 13

3.4 M

ACH

XO2 P

RODUCT

AMILY

– ESD

AND

ATCH

UP D

ATA

........................................................................................ 14

Table 3.4.1 MachXO2 ESD-HBM Data ................................................................................................................... 14

Table 3.4.2 MachXO2 ESD-MM Data ..................................................................................................................... 16

Table 3.4.3 MachXO2 ESD-CDM Data ................................................................................................................... 17

Table 3.4.4 MachXO2 I/O Latch Up >100mA @ HOT (105°C) Data ....................................................................... 19

Table 3.4.5 MachXO2 Vcc Latch Up >1.5X @ HOT (105°C) Data ......................................................................... 20

4.0 PACKAGE QUALIFICATION DATA FOR MACHXO2 PRODUCT FAMILY .................................................... 21

Table 4.0 Product-Package Qualification-By-Extension Matrix ............................................................................... 21

4.1 M

ACH

XO2 P

RODUCT

AMILY

URFACE

OUNT

RECONDITIONING

ESTING

............................................................... 22

Table 4.1.1 Surface Mount Precondition Data......................................................................................................... 22

4.2 M

ACH

XO2 P

RODUCT

AMILY

EMPERATURE

YCLING

ATA

...................................................................................... 23

Table 4.2.1: Temperature Cycling Data................................................................................................................... 23

4.3 M

ACH

XO2 P

RODUCT

AMILY

NBIASED

HAST D

ATA

................................................................................................ 24

Table 4.3.1: Unbiased HAST Data .......................................................................................................................... 24

4.4 M

ACH

XO2 P

RODUCT

AMILY

THB: B

IASED

HAST D

ATA

........................................................................................... 25

Table 4.4.1: Biased HAST Data .............................................................................................................................. 25

4.5 M

ACH

XO2 P

RODUCT

AMILY

IGH

EMPERATURE

TORAGE

IFE

(HTSL) ................................................................. 26

Table 4.5.1: MachXO2 High Temperature Storage Life Results ............................................................................. 26

5.0 MACHXO2 PROCESS RELIABILITY WAFER LEVEL REVIEW ..................................................................... 27

Table 5.1 – Wafer Level Reliability (WLR) Results .................................................................................................. 27

6.0 MACHXO2 SOFT ERROR RATE DATA ........................................................................................................... 28

Table 6.1 - MachXO2 MEASURED FITs / Mb ......................................................................................................... 28

7.0 MACHXO2 ADDITIONAL FAMILY DATA......................................................................................................... 29

Table 7.1: MachXO2 Package Assembly Data – BGA & TQFP ............................................................................ 29

8.0 REVISION HISTORY ......................................................................................................................................... 30

Table 8.1: MachXO2 Product Family Qualification Summary revisions .................................................................. 30

Lattice Semiconductor Corporation Doc. #25-106923 Rev. F

1.0 INTRODUCTION

The MachXO2 family of ultra-low power, instant-on, non-volatile PLDs has six devices with densities ranging

from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices

feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops

(PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot

capability and hardened versions of commonly used functions such as SPI controller, I2C controller and

timer/counter. These features allow these devices to be used in low cost, high volume consumer and system

applications.

The MachXO2 devices are designed on a 65nm non-volatile low power process. The device architecture has

several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip

PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting

in low static power for all members of the family.

The MachXO2 devices are available in three options – ultra low power (ZE) and high performance (HC and HE)

devices. The ultra-low power devices are offered in three speed grades -1, -2 and -3, with -3 being the fastest.

Similarly, the high-performance devices are offered in three speed grades: -4, -5 and -6, with -6 being the

fastest. HC devices have an internal linear voltage regulator which supports external VCC supply voltages of

3.3V or 2.5V. ZE and HE devices only accept 1.2V as the external VCC supply voltage. With the exception of

power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible

with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space

saving 2.5x2.5 mm WLCSP to the 23x23 mm fpBGA. MachXO2 devices support density migration within the

same package.

INDEX Return

Lattice Semiconductor Corporation Doc. #25-106923 Rev. F

2.0 LATTICE PRODUCT QUALIFICATION PROGRAM

Lattice Semiconductor Corp. maintains a comprehensive reliability qualification program to assure that each

product achieves its reliability goals. After initial qualification, the continued high reliability of Lattice products is

assured through ongoing monitor programs as described in Lattice Semiconductor’s Reliability Monitor Program

Procedure (Doc. #70-101667). All product qualification plans are generated in conformance with Lattice

Semiconductor’s Qualification Procedure (Doc. #70-100164) with failure analysis performed in conformance with

Lattice Semiconductor’s Failure Analysis Procedure (Doc. #70-100166). Both documents are referenced in

Lattice Semiconductor’s Quality Assurance Manual, which can be obtained upon request from a Lattice

Semiconductor sales office. Figure 2.1 shows the Product Qualification Process Flow.

If failures occur during qualification, an 8D process is used to find root cause and eliminate the failure mode

from the design, materials, or process. The effectiveness of any fix or change is validated through additional

testing as required. Final testing results are reported in the qualification reports.

Failure rates in this reliability report are expressed in FITs. Due to the very low failure rate of integrated circuits,

it is convenient to refer to failures in a population during a period of 10 device hours; one failure in 10 device

hours is defined as one FIT.

Product families are qualified based upon the requirements outlined in Table 2.2. In general, Lattice

Semiconductor follows the current Joint Electron Device Engineering Council (JEDEC) and Military Standard

testing methods. Lattice automotive products are qualified and characterized to the Automotive Electronics

Council (AEC) testing requirements and methods. Product family qualification will include products with a wide

range of circuit densities, package types, and package lead counts. Major changes to products, processes, or

vendors require additional qualification before implementation.

The MachXO2 family is the third generation FPGA product family and first 65 nm (CS200FL) Flash Technology

based product offering. The Lattice Semiconductor MachXO2 FPGA product family qualification efforts are

based on the first MachXO2 devices in the family per the Lattice Semiconductor Qualification Procedure,

doc#70-100164.

Lattice Semiconductor maintains a regular reliability monitor program. The current Lattice Reliability Monitor

Report can be found at

www.latticesemi.com/lit/docs/qa/product_reliability_monitor.pdf

INDEX Return

Lattice Semiconductor Corporation Doc. #25-106923 Rev. F

Recommended Resources

Precision timer circuit composed of LM567 and MP1826

Sunflower brand BC-100 refrigerator circuit

Telephone amplifier circuit

Automatic control circuit of ventilation fan 02.gif

Use PSSR to make household inverter power circuit

555 multi-purpose proportional controller circuit

The ratio of using Verilog and VHDL: Everyone, please vote. It seems that verilog is generally used in foreign countries, but many people in China used VHDL before. Please vote first. I use verilog, which is more like C, so it is easy to...; settleinsh FPGA/CPLD

CircuitPython goals for 2021: The following is translated from: https://blog.adafruit.com/2021/01/01/where-should-circuitpython-go-in-2021-circuitpython2021-circuitpython/As we head into 2021, let's take a moment to share our goal...; dcexpert MicroPython Open Source section

TAME-A problem. Solution: CCISx Bit 13-12 Capture/compare input select. These bits select the TACCRx input signal. See the device-specific datasheet for specific signal connections. 00 CCIxA 01 CCIxB 10 GND 11 VCC How to under...; xulongcheng2008 Microcontroller MCU

DIY a miniaturized ultrasound device: [i=s]This post was last edited by usonix on 2019-11-3 23:35[/i]The effect is still there Continuously optimizing Later, we will DIY the industrial module of the ultrasonic series...; usonix DIY/Open Source Hardware

[What are the fun things in the C standard library] strlen: strlen test case: I posted a thread before, asking: How would you implement the strlen function? I now want to add some test cases for strlen, which is probably the simplest function. The rules are simple: No matter if...; 辛昕 Programming Basics

PWM mode controls solid-state relays to achieve heating control: The pwm voltage changes with the pid, but the solid state relay shows no signs of opening or closing. Under stable voltage, the relay can open and close. I think the response time given to the relay i...; 小熊怪物 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components