5SGSED8K2F40I3L datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGSED8K2F40I3L

5SGSED8K2F40I3L: Descriptionfpga - field programmable gate array fpga - stratix V GS 2567 labs 696 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSED8K2F40I3L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSED8K2F40I3L	-	-	View	Buy Now

5SGSED8K2F40I3L Overview

fpga - field programmable gate array fpga - stratix V GS 2567 labs 696 ios

5SGSED8K2F40I3L Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GS
Number of Logic Elements	695000
Number of Logic Array Blocks - LABs	262400
Total Memory	58.01 Mbi
Number of I/Os	696
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1517
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	8.01 Mbi
Minimum Operating Temperature	- 40 C
Number of Transceivers	36
Packaging	Tray
Factory Pack Quantity	21

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Counting frequency dividing circuit composed of MMC4017-4022

Dual 100uA current source REF200 circuit diagram

Micropower Temperature Measurement Circuit

Differential amplifier circuit with adjustable gain and common mode rejection ratio

IGBT equivalent circuit with parasitic transistor

Tower crane wireless remote control circuit (SF05B/SJ05C)

Help me see why STM32 cannot enter the main function: I compiled the STM32 program successfully, but when I used S_TLINK to debug it, I couldn't get to the main program. It stopped at "0x080000D6 4780 BLX r0". Could you please tell me what is the cause o...; tyc119514155 stm32/stm8

STM32F769I-DISCO Review (2) STM32F769I-DISCO Official Data Collection: [color=#ff0000][b]STM32F769I-DISCO official introduction page:[/b][/color][url=http://www.st.com/content/st_com/en/products/evaluation-tools/product-evaluation-tools/mcu-eval-tools/stm32-mcu-eval-tool...; dql2016 stm32/stm8

Hope to get a chance to use this FPGA: I don't know how this FPGA will perform......; flander_cx FPGA/CPLD

Calculation of mixed ratios of multiple colors for LCD: [i=s]This post was last edited by shipeng on 2020-5-9 15:24[/i]I suddenly had an idea: Can the LCD font be scaled down according to the required proportion, so that all font sizes share a set of dot m...; shipeng MCU

Problems configuring ADC in DAVE: [color=#333333][font=arial, Simsun, 宋体][size=12px] [/size][/font][/color] [color=#333333][font=arial, Simsun, 宋体][size=12px] The division frequency of the analog signal clock and the digital signal cl...; 1157421908 TI Technology Forum

Help, make FPGA board: I need to make a board to realize baseband modulation. The chip I initially selected is EP2C8Q208C8. The input is from RS232 and the output is connected to a D/A. I found the schematic diagram of the ...; budie FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components