or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.6
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
[size=4]The TMS320C6678 DSP is a highest-performance fixed/floating-point DSP that is based on TI's KeyStone multicore architecture. Incorporating the new and innovative C66x DSP core, this device can...
Working hours accumulation is an essential function for construction machinery and equipment. On the one hand, it is an important digital evidence for the fulfillment of warranty terms between enterpr...
Question: How many wireless transmitting encoding modules can a wireless receiving and decoding module have at most? If two wireless transmitting modules are pressed at the same time, and there is onl...
The clock frequency is 1MHZ, and three output pulses are required, firen1, firen2, and firen3, with a period of 20ms and a duty cycle of 1:2. Firen2 is delayed by 30° relative to firen, and firen3 is ...
Wu Ruida focuses on training high-end 3G embedded software engineers with high salary and in short supply in the market. Welcome to communicate with our 703 students! This batch of students graduated ...
According to foreign media reports, Ford Motor has applied to the U.S. Patent and Social Security Administration (USPTO) for a patent for a remote vehicle control system that may be used in future ...[Details]
The jammer is a signal blocker, mainly composed of a chip and a radio transmitter. When the car owner presses the remote control lock button, the jammer interferes with the electronic lock receivin...[Details]
As the main model among new energy vehicles, pure electric vehicles have received strong support and encouragement from the country in recent years, and their development is changing with each pass...[Details]
We are entering a new era where people are increasingly affordably equipped with more electronic gadgets. Electronics have become essential to our lives. For example, the average consumer now owns ...[Details]
Robotics
has become
LiDAR
's "second growth curve."
While LiDAR was still battling with its "pure vision" rivals in the automotive field, another field ignited the demand f...[Details]
In the summer of 2025, BlueOval SK, a joint venture between Ford and SK On, officially started production at its first battery factory in Kentucky.
According to the original plan, this w...[Details]
The all-new MG4 was recently officially announced on the Ministry of Industry and Information Technology's (MIIT) new vehicle announcement. The all-new MG4's semi-solid-state battery version addres...[Details]
introduction
As “energy conservation and emission reduction” has become an indicator of the National Economic Development Outline of the 11th Five-Year Plan, people’s awareness of green enviro...[Details]
In the scorching summer, electric fans are a must-have for cooling down people's homes. However, I believe most people have encountered this situation: the fan is plugged in, the switch is pressed,...[Details]
Keysight Technologies is combining its electromagnetic simulator with Synopsys' AI-driven RF design migration flow to create an integrated design flow for migrating from TSMC's N6RF+ process techno...[Details]
The practice of warming up a car originated with gasoline-powered vehicles. Warming up the engine allows it to enter a better working state and ensures good lubrication. This has become a habit for...[Details]
In the electronics manufacturing industry, surface mount technology (SMT) placement machines are core equipment for production lines. However, with many different models available on the market, ch...[Details]
Plessey Semiconductors has been acquired by Haylo Labs, which was established in March last year with a $100 million, five-year loan from Chinese technology company Goertek.
Haylo Labs w...[Details]
On August 21st, BYD announced the launch of its next-generation "Little White Pile" product, the "Lingchong"
charging
pile
, which is now available for general sale. This charging pile feat...[Details]
Introduction: In digital circuit calculations, there is no concept of decimal points. You know where the decimal is, but the circuit does not know where the decimal point is. Therefore, you need to...[Details]