or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.4
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
Lattice Diamond
®
design software allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools
to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE™ modules for the LatticeXP2 family. By
using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
March 2014
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards.
PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic
also includes pre-engineered support to aid in the implementation of high speed source synchronous standards
such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.
The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
with key select led<= "11111110" when "11111110",--Key 1 "11111101" when "11111101",--Key 2 "11111011" when "11111011",--Key 3 "11110111" when "1111011",--Key 4 "11111111" when "11111111", unaffected ...
Every time we download, we need 4 ChipCoins, not including the selling price. Since we download so many, there must be some ChipCoins to be recycled. Can we use them to support newcomers and solve the...
Date: 2012-04-25If I hadn't tried BeagleBone, I wouldn't have spent so much time studying the hardware system design of AM335X. I've read a lot of TI documents these days and have some small insights ...
While
the solid-state battery
industry is still engaged in a long technological marathon for
the "ultimate solution" for
electric vehicles
, some companies have begun looking for mor...[Details]
Nios II is a configurable 16-/32-bit RISC processor. Combined with a rich set of peripheral-specific instructions and hardware acceleration units, it provides a highly flexible and powerful SOPC sy...[Details]
On August 21st, Zhiyuan Robotics revealed at its first partner conference that it expects shipments to reach thousands of units this year and tens of thousands next year. The company hopes to reach...[Details]
There are basically three causes of spontaneous combustion of electric vehicles: The first is that the battery components are punctured or suffer fatal damage due to a collision accident, and part ...[Details]
The composition of the water heater
The water heater itself is divided into the following parts:
1. Water tank.
This is where the water heater is filled with water and where the wate...[Details]
introduction
As core electronic components used in vastly different fields, automotive-grade chips and mobile/consumer-grade chips exhibit significant differences in their...[Details]
Renesas Electronics introduces a new USB-C power solution with an innovative three-level topology.
Improve performance while reducing system size
New solution combines excel...[Details]
As the core of electric vehicles, batteries are concerned with vehicle use and maintenance. The operation of vehicles is guaranteed by the electricity generated by batteries. For batteries, battery...[Details]
Which is better, copper braided wire flexible connector or copper stranded wire flexible connector? When choosing copper wire flexible connector, people always struggle with whether to use copper b...[Details]
The assisted driving industry in 2025 stands at the dual crossroads of "large-scale implementation" and "safety upgrades." Cities like Beijing and Wuhan have already issued regulations de...[Details]
On August 19, Reuters reported that people familiar with the matter said that Nvidia is developing a new AI chip based on its latest Blackwell architecture for the Chinese market. The performance o...[Details]
According to the latest financial report data, thanks to its leading position in advanced technology, TSMC's profit performance in the second quarter of 2025 was extremely impressive, with net prof...[Details]
Mathematical functions are very important and are used in many situations such as analog quantity processing and PID control.
(12) Calculate sine value instruction (SIN)
The "Calculate Si...[Details]
Let’s first take a look at the development concept of the EVD series.
The EVD control module is specially developed for operation in extreme environments. Components that meet these requiremen...[Details]
Currently, PLCs are widely used in various industries, including special machine tools, machine tools, control systems, building automation, steel, petrochemicals, electricity, building materials, ...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
