or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.6
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
[align=left][color=#000][font=Arial]Company name: VisualThreat Internet of Vehicles Information Security Company[/font][/color][/align][align=left][color=#000][font=Arial]VisualThreat is the earliest ...
Author: JOKO Date: 2006-02-23 Font size: Small Medium Large Currently, there are few , so finding the right information has become a very important point in learning div+css. The following are some we...
I saw on the news that even Madonna is Tiger Woods' mistress, so she has more than a dozen mistresses. I didn't expect that a person who looks so honest would be like this. This world is really unfair...
I use the MSP40G2553 chip. I just started using it and learned how to operate I/O. I'd like to share it with you. I hope you won't laugh at me. I've read the manual and found that if I use it as an I/...
On August 24th, Jin Yuzhi, CEO of Huawei's Intelligent Automotive Solutions BU, announced the first automotive application of Huawei Qiankun's unique Limera technology. This technology eliminates t...[Details]
Nios II is a configurable 16-/32-bit RISC processor. Combined with a rich set of peripheral-specific instructions and hardware acceleration units, it provides a highly flexible and powerful SOPC sy...[Details]
"Have you set your calendar reminder?"
On August 24, Nvidia Robotics' official account posted a photo of a black gift box on a social media platform, with an attached greeting card sig...[Details]
As the number of cars increases, environmental pressures are also increasing. At this time, some people are saying that new energy vehicles are energy-efficient and environmentally friendly, and ar...[Details]
With the increasing number of new energy vehicles on the road, the deployment of supporting facilities for these vehicles has accelerated, and new energy vehicles have gradually entered the vision ...[Details]
On August 22, the Wall Street Journal reported on the 21st local time that the new US government does not plan to acquire equity in semiconductor wafer foundry giant TSMC and Micron, one of the thr...[Details]
New version helps developers build secure and trustworthy embedded systems
Shanghai, China—August 21, 2025—
QNX, a division of BlackBerry Ltd., today announced the release of QNX...[Details]
introduction
As core electronic components used in vastly different fields, automotive-grade chips and mobile/consumer-grade chips exhibit significant differences in their...[Details]
With the development of vehicle technology, there are more types of cars. Cars are divided into hybrid, pure electric vehicles, and fuel vehicles. For hybrid cars, they are divided into plug-in hyb...[Details]
Reasons for the wear of the roller press reducer shaft:
1. Since the expansion sleeve is subjected to a large torque, the mating surfaces of the shaft and the sleeve move relative to each other...[Details]
As my country's industrialization continues to improve, environmental pollution is also facing tremendous pressure. In recent years, national environmental protection policies have become increasin...[Details]
Naxin Micro releases the NS800RT737x high-performance real-time control MCU (DSP), enabling core control in the industrial and energy sectors.
In power electronics and electric drive...[Details]
Recently, UBTECH announced its patent for "robot self-battery replacement structure, device and method".
The Qichacha patent abstract shows that the robot's self-battery replacement stru...[Details]
On August 19, Reuters reported that people familiar with the matter said that Nvidia is developing a new AI chip based on its latest Blackwell architecture for the Chinese market. The performance o...[Details]
Mathematical functions are very important and are used in many situations such as analog quantity processing and PID control.
(12) Calculate sine value instruction (SIN)
The "Calculate Si...[Details]