or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
SE
C
E
U DA L
R
TA att
R
EN S ic
eE
T HE C
IN E P
FO T 3
FO -E
R
A
M R
A
TI
O
N
• 150 Mbps to 3.2 Gbps for Generic 8b10b, 10-bit
SERDES, and 8-bit SERDES modes
• Data Rates 230 Mbps to 3.2 Gbps per channel
for all other protocols
• Up to 16 channels per device: PCI Express,
SONET/SDH, Ethernet (1GbE, SGMII, XAUI),
CPRI, SMPTE 3G and Serial RapidIO
• Fully cascadable slice architecture
• 12 to 160 slices for high performance multiply
and accumulate
• Powerful 54-bit ALU operations
• Time Division Multiplexing MAC Sharing
• Rounding and truncation
• Each slice supports
– Half 36x36, two 18x18 or four 9x9 multipliers
– Advanced 18x36 MAC and 18x18 Multiply-
Multiply-Accumulate (MMAC) operations
• Up to 6.85Mbits sysMEM™ Embedded Block
RAM (EBR)
• 36K to 303K bits distributed RAM
• Two DLLs and up to ten PLLs per device
Embedded SERDES
• Dedicated read/write levelling functionality
• Dedicated gearing logic
• Source synchronous standards support
– ADC/DAC, 7:1 LVDS, XGMII
– High Speed ADC/DAC devices
• Dedicated DDR/DDR2/DDR3 memory with DQS
support
• Optional Inter-Symbol Interference (ISI)
correction on outputs
Programmable sysI/O™ Buffer Supports
Wide Range of Interfaces
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
On-chip termination
Optional equalization filter on inputs
LVTTL and LVCMOS 33/25/18/15/12
SSTL 33/25/18/15 I, II
HSTL15 I and HSTL18 I, II
PCI and Differential HSTL, SSTL
LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS
Flexible Device Configuration
Dedicated bank for configuration I/Os
SPI boot flash interface
Dual-boot images supported
Slave SPI
TransFR™ I/O for simple field updates
Soft Error Detect embedded macro
System Level Support
IEEE 1149.1 and IEEE 1532 compliant
Reveal Logic Analyzer
ORCAstra FPGA configuration utility
On-chip oscillator for initialization & general use
1.2V core power supply
ECP3-35
33
72
ECP3-70
67
240
ECP3-95
92
240
ECP3-150
149
372
700
36
1
24
1327
68
1
64
4420
145
3
128
4420
188
3
128
6850
303
4
320
2/2
4/2
10 / 2
10 / 2
10 / 2
4 / 133
4 / 295
4 / 310
4 / 295
8 / 380
12 / 490
4 / 295
8 / 380
12 / 490
8 / 380
16 / 586
1-1
DS1021
Introduction_01.3
Lattice Semiconductor
Introduction
LatticeECP3 Family Data Sheet
Introduction
The LatticeECP3™ (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high perfor-
mance features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous
interfaces in an economical FPGA fabric. This combination is achieved through advances in device architecture
and the use of 65nm technology making the devices suitable for high-volume, high-speed, low-cost applications.
The LatticeECP3 device family expands look-up-table (LUT) capacity to 149K logic elements and supports up to
486 user I/Os. The LatticeECP3 device family also offers up to 320 18x18 multipliers and a wide range of parallel
I/O standards.
The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad
range of interface standards, including DDR3, XGMII and 7:1 LVDS.
The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter toler-
ance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular
data protocols including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-empha-
sis and Receive Equalization settings make the SERDES suitable for transmission and reception over various
forms of media.
The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capa-
bility, bit-stream encryption, and TransFR field upgrade features.
The ispLEVER
®
design tool suite from Lattice allows large complex designs to be efficiently implemented using the
LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools.
The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place
and route the design in the LatticeECP3 device. The ispLEVER tool extracts the timing from the routing and back-
annotates it into the design for timing verification.
Lattice provides many pre-engineered IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP3
family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the
unique aspects of their design, increasing their productivity.
SE
C
E
U DA L
R
TA att
R
EN S ic
eE
T HE C
IN E P
FO T 3
FO -E
R
A
M R
A
TI
O
N
1-2
The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices
utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distrib-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
In order to play with CC3200, because the original CCS did not take into account the use of this device,Now I don’t want to reinstall, so I looked for ways to add components. In the picture above, I l...
My board is a finished board purchased from Fengxue. I am a novice. Today I wrote a piece of code according to the textbook and downloaded it to the board, but there is no response. I would like to as...
[i=s]This post was last edited by Xin Xin on 2017-12-7 01:00[/i] Source insight is a paid service after all. It is indeed useful, but sometimes I can't find a completely cracked version, and it is rea...
I wrote redboot in the first 1G, but only 176K is actually used. I want to write hardware id and other things in this space. How can I do this? Should I write a character driver to read and write? I d...
[i=s]This post was last edited by MianQi on 2021-10-6 12:46[/i]I encountered BLE once when testing TI's "LAUNCHXL-CC1352P-4" before. At that time, I didn't think there was any difference. It was not u...
PV DC fuses are safety devices used to protect PV panels, inverters, and DC loads. To ensure their safety and reliability, they must be UL248 certified.
Before applying for UL248 certifi...[Details]
There are many different ways of human-computer interaction. The more common ones are listed below:
Mouse interaction: Using a mouse to operate a computer and interact was the most common human...[Details]
A parallel inverter consists of two thyristors (T1 and T2), a capacitor, a center-tapped transformer, and an inductor. The thyristors provide a current path, while the inductor L maintains a consta...[Details]
Electric vehicles are currently gaining momentum, but this is just a facade. Fuel-powered vehicles remain unchallenged. While electric vehicles boast unique advantages in environmental emissions an...[Details]
In recent years, many people have switched to new energy vehicles, and this type of vehicle has indeed been highly sought after and is considered the future direction of automobile development, and...[Details]
The most significant feature of IPS panels is that both electrodes are located on the same surface, unlike other LCD panels, which have electrodes arranged on top and bottom surfaces in a three-dim...[Details]
With the rapid advancement of automation technology, collaboration between robots is no longer just science fiction. Imagine dozens of machines moving goods in a warehouse without interfering with ...[Details]
On August 18th, Galaxis, a specialist in integrated intelligent intralogistics robotics, officially unveiled its next-generation, ultra-narrow aisle forklift mobile robot, the "VFR Ultra-Narrow Ser...[Details]
As the scale and business applications of national e-government networks continue to expand, the data and services transmitted over them are becoming increasingly sensitive and critical. To protect...[Details]
Normally, we determine our location and where we want to go by comparing our surroundings with observation and simple GPS tools. However, this kind of reasoning is very difficult for self-driving c...[Details]
Electric vehicles are powered by electricity, and charging is a device that supplements the vehicle's energy source. It is common to need to recharge the vehicle when driving. But can you charge th...[Details]
A half-bridge is an inverter topology for converting DC to AC. A typical half-bridge circuit consists of two controller switches, a three-wire DC power supply, two feedback diodes, and two capacito...[Details]
Reflow soldering is one of the most commonly used methods in electronics manufacturing, allowing for the soldering of large numbers of components in a relatively short time. However, any experience...[Details]
In daily life, power transformers have different functions and uses due to different usage scenarios. The most common ones can be divided into: control transformers, isolation transformers, rectifi...[Details]
A pure sine wave inverter has a good output waveform with very low distortion, and its output waveform is essentially the same as the AC waveform of the mains power grid. In fact, the AC power prov...[Details]
Wireless Connectivity
京公网安备 11010802033920号
EEWORLD
