or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1002 Introduction_01.5
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
June 2013
Data Sheet DS1002
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1002
Architecture_01.6
Architecture
MachXO Family Data Sheet
Figure 2-1. Top View of the MachXO1200 Device
1
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
I have spent a day and read all kinds of English manuals, which made me feel dizzy. Fortunately, the environment is now set up and I can download new programs and run them....
Last Friday, I unexpectedly received a call saying that the courier had arrived. However, I had received all the things I bought recently. When I went downstairs, I saw such a big package from EEworld...
The dialog box created by EVC does not have an OnPaint() function. How can I output document information on the dialog box? Thank you. I have just started this field and hope you can help me....
The VHDL source code for converting binary to BCD and BCD to binary uses the plus 3 shift and minus 3 shift algorithms. The input bit width must be an integer multiple of 4. This module is very simple...
Recently, the fast charging technology of mobile phone lithium batteries is in full swing. Several popular technologies must be learned and caught up. Most people will feel restless when the battery i...
The TIA Portal software's shift instructions shift the contents of an accumulator bit by bit to the left or right. The number of bits shifted is determined by N. A left shift of N bits multiplies t...[Details]
On August 25th, Apple's expansion in India encountered new troubles. According to Bloomberg, Foxconn Technology Group has recalled approximately 300 Chinese engineers from India, further hindering ...[Details]
According to foreign media reports, secondary battery materials company POSCO Future M announced that it has successfully developed two experimental (prototype) positive electrode materials for the...[Details]
When discussing autonomous driving technology, there are often two extremes: on the one hand, there's the vision of "fully autonomous driving," while on the other, there's concern about potential s...[Details]
This paper proposes a temperature real-time transmission and display solution based on LED optical data transmission, with Jingwei Yager low-power FPGA HR (Yellow River) series as the main controll...[Details]
Electric vehicles are powered by electricity, and charging is a device that supplements the vehicle's energy source. It is common to need to recharge the vehicle when driving. But can you charge th...[Details]
Chinese characters are extensive and profound, and there are many different names for ESD tubes. How many of them do you know?
As far as I know, ESD diodes are currently known as ESD p...[Details]
A patent disclosed by Ford proposes replacing traditional segmented side curtain airbags with integrated full-width side curtain airbags that span the side of the vehicle and can be deployed simult...[Details]
Batteries, at the core of new energy vehicles, are crucial to vehicle performance and range. Existing automotive batteries are categorized into lead-acid and lithium batteries. Currently, new energ...[Details]
Plug-in hybrid vehicles (PHEVs) utilize two powertrains. Their pure electric range is typically inferior to that of pure electric vehicles, often reaching less than half that. Currently, mainstream...[Details]
1. Introduction
In 2015, Apple's new MacBook and Apple Watch both featured force-sensing technology, which Apple calls Force Touch. Each time a user presses the touchpad, the device not only p...[Details]
On August 20, Huawei Device announced that the all-new M7 is the first to feature an in-cabin laser vision solution. This solution offers enhanced active safety capabilities compared to primary vis...[Details]
introduction
The rapid development of science and technology has enabled mankind to quickly move from the Internet era to the big data era. As a result, the amount of data generated by people ...[Details]
A new multi-layer diffractive optical processor can block images in one direction while allowing images in another direction to pass through.
Researchers at the University of California,...[Details]
This new standardized, pre-integrated computing platform is designed to accelerate chip development, reduce development costs, and provide scalable software to power the AI-defined car.
...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
