LatticeECP3 PCI Express Solutions Board – Revision A
User’s Guide
August 2012
Revision: EB43_01.2
LatticeECP3 PCI Express Solutions Board – Revision A
User’s Guide
Introduction
As PCI Express applications have emerged, the LatticeECP3™ FPGA family has become a well-suited solution for
many system designs. The features of the LatticeECP3 PCI Express Solutions Board can assist engineers with
rapid-prototyping and testing their designs. The board is an enhanced form-factor of the PCI Express add-in card
specification. It allows for full x1 form-factor compliance and x4 is available for demonstration purposes with some
non-standard form-factor issues. The flexibility to use the same board to demonstrate both x1 and x4 configurations
is accomplished by simply changing the mounting hardware. The board has several debugging and analyzing fea-
tures for complete evaluation of the LatticeECP3 device. This guide is intended to be referenced in conjunction with
evaluation design tutorials to demonstrate the LatticeECP3 FPGA.
This user’s guide describes the LatticeECP3 PCI Express Solutions Board featuring the LatticeECP3 LFE3-95EA-
FN672 FPGA. The stand-alone evaluation board provides a functional platform for development and rapid prototyp-
ing of applications that require high-speed SERDES interfaces to demonstrate PCI Express capabilities using an
add-on card form-factor. The board is manufactured using standard FR4 dielectric and through-hole vias. The nom-
inal impedance is 50-ohm for single-ended traces and 85-ohm for differential traces.
Important:
This document (including the schematics in the appendix) describes LatticeECP3 PCI Express Solu-
tions Boards marked as
Rev A.
This marking can be seen on the silkscreen of the printed circuit board, under the
Lattice Semiconductor logo.
Figure 1. LatticeECP3 PCI Express Solutions Board
2
LatticeECP3 PCI Express Solutions Board – Revision A
User’s Guide
Features
• PCI Express x1 and x4 edge connector interfaces
• Allows demonstration of PCI Express (x 1and x4) interfaces
– x1 is form-factor compliant and will fit a standard PC-equipped PCI Express motherboard socket
– x4 is non-compliant but will demonstrate x4 functionality by a simple change to the hardware
• Allows control of SERDES PCS registers using the Serial Client Interface (ORCAstra)
• On-board Boot Flash
– Both Serial SPI Flash and Parallel Flash via MachXO™ programming bridge
• Shows interoperation with a high performance DDR2 memory component
• Includes driver based “run-time” device configuration capability via ORCAstra or PCI Express
• Switches, LEDs, displays for demo purposes
• Input connection for lab-power supply
• Power connections and power sources
• ispVM™ programming support
• On-board and external reference clock sources
The contents of this user’s guide include top-level functional descriptions of the various portions of the evaluation
board, descriptions of the on-board connectors, diodes and switches and a complete set of schematics of the
board.
Figure 2. PCI Express Solutions Board Outline Drawing, Top Side
3
LatticeECP3 PCI Express Solutions Board – Revision A
User’s Guide
Figure 3. PCI Express Solutions Board Outline Drawing, Bottom Side
x1 and x4 PCI Express Support
PCI Express x1 and x4 is supported with the same PCB. This add-in PCB is designed to work in both types of
motherboard slots. The PCB complies with the width and length dimensions of the PCI Express Card Electrome-
chanical (CEM) Specification Revision 1.1. The only exclusion of the CEM specification is the component and back
side of the add-in board may interfere with other boards in a fully-populated motherboard.
This board is easily interchanged from x1 to x4 configurations by removing the back-panel bracket and reinstalling
it on the opposite side. This permits plug-in into PCI Express sockets on the motherboard and securing it in the
chassis if desired. The back-panel bracket is shown below.
Figure 4. Back Panel Drawing
4
LatticeECP3 PCI Express Solutions Board – Revision A
User’s Guide
LatticeECP3 Device
This board features a LatticeECP3 FPGA with a 1.2V core supply. It can accommodate all pin compatible
LatticeECP3 devices in the 672-ball fpBGA (1mm pitch) package. A complete description of this device can be
found in the LatticeECP3 Family Data Sheet on the Lattice website at www.latticesemi.com.
Note: The connections referenced in this document refer to the LFE3-95EA-FN672 device. Available I/Os and
associated sysI/O™ banks may differ for other densities within this device family.
Applying Power to the Board
The LatticeECP3 PCI Express Solutions Board is ready to power on. The board can be supplied with power from
an AC wall-type transformer power supply shipped with the board. Or it can be supplied from a benchtop supply via
terminal screw connections. It also has provisions to be supplied from the PCI Express edge fingers from a host
board.
To supply power from the factory-supplied wall transformer, simply connect the output connection of the power cord
to J1 and plug the wall-transformer into an AC wall-outlet.
Power Supplies
(see Appendix A, Figure 21)
The evaluation board incorporates an alternate scheme to provide power to the board. The board is equipped to
accept a main supply via the TB1 connection. This connection is provided to use with a benchtop supply adjusted
to provide a nominal +12V DC.
All input power sources and on-board power supplies are fused with surface-mounted fuses and have green LEDs
to indicate power GOOD status of the intermediate supplies
Table 1. Board Power Supply Fuses (see Appendix A, Figure 21)
F1
F2
F3
F4
F5
12V Fuse
1.2V Core Fuse
3.3V Fuse
1.8V Fuse
1.2V Analog Supply
Table 2. Board Power Supply Indicators (see Appendix A, Figure 21)
D1
D2
D3
D4
D5
3.3V Source Good Indicator
1.2V VCC Core Source Good Indicator
1.8V Source Good Indicator
1.2V Analog Source Good Indicator
12V Input Good Indicator
External power can be alternatively connected rather than the wall transformer power pack.
Table 3. External Board Supply Input Terminal (see Appendix A, Figure 21)
TB1
Screw terminal for +12V DC
Pin1 (square PCB pad): +12V DC
Pin2: Ground
5
京公网安备 11010802033920号
EEWORLD
