EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LCMXO2-4000HC-5FG484I

Description
fpga - field programmable gate array 4320 luts 279 IO 3.3V 5 spd
Categorysemiconductor    Other integrated circuit (IC)   
ManufacturerAll Sensors
Environmental Compliance  
Download Datasheet Parametric View All

LCMXO2-4000HC-5FG484I Online Shopping

Suppliers Part Number Price MOQ In stock  
LCMXO2-4000HC-5FG484I - - View Buy Now

LCMXO2-4000HC-5FG484I Overview

fpga - field programmable gate array 4320 luts 279 IO 3.3V 5 spd

LCMXO2-4000HC-5FG484I Parametric

Parameter NameAttribute value
ManufactureLattice
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducMachXO2
Number of Logic Elements4320
Number of Logic Array Blocks - LABs540
Total Memory222 kbi
Number of I/Os278
Operating Supply Voltage2.5 V/3.3 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseBGA-484
Distributed RAM34 kbi
Embedded Block RAM - EBR92 kbi
Maximum Operating Frequency133 MHz
Minimum Operating Temperature- 40 C
Operating Supply Curre128 uA
PackagingTray
Factory Pack Quantity60
User Flash Memory - UFM96 kbi
Stepper Motor Problems
I want to use a single-chip microcomputer to control two stepper motors so that they can work independently. Both are three-phase six-beat, each with three phases A, B, and C, so only three bits in on...
okinto0924 Embedded System
New factory stock TFT2.8 with touch screen without copycat logo 15 yuan per piece
Brand new factory stock TFT2.8 with touch screen without copycat label 15 yuan per piece, within 10 pieces, free shipping within Guangdong Province for less than 50 pieces, additional shipping fee for...
ylyfxzsx Buy&Sell
Summary of official information about the competition development board GD32-colibri-F350RX
[size=3]Updated: 2018-8-16[/size] [size=3][b]{:1_102:}The competition is still accepting registrations. [url=https://www.eeworld.com.cn/huodong/Gigadevice_GD32F350Contest_201808/][color=#0066cc]Click ...
nmg GD32 MCU
Clock problem in cycloneIII EP3C5E144C8N
This chip has 8 clock pins clk[7..0]. I want to input a clock to pll, and then lead out an output clock pin to DAC. I plan to select clk[0] as the clock input pin and clk[4] as the output pin. Is that...
ominous2012 FPGA/CPLD
CH582M-EVT development environment construction
Go to the development tool website and find two integrated development environments. Excuse me, which development environment is the example for? I haven't used Eclipse before, so I'll just try the or...
kangkls Domestic Chip Exchange
4011 NAND gate control circuit diagram
Who can provide me with a circuit diagram of a NAND gate to control the opening and closing of an electric door with an infrared sensor, an electromagnetic lock? If anyone can help me, I would be very...
gonggang955 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2314  1488  131  2725  1944  47  30  3  55  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号