5SGXEB6R2F43C2N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXEB6R2F43C2N

5SGXEB6R2F43C2N: Descriptionfpga - field programmable gate array fpga - stratix V GX 2660 labs 600 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXEB6R2F43C2N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEB6R2F43C2N	-	-	View	Buy Now

5SGXEB6R2F43C2N Overview

fpga - field programmable gate array fpga - stratix V GX 2660 labs 600 ios

5SGXEB6R2F43C2N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1760
Reach Compliance Code	compliant
ECCN code	3A001.A.7.A
JESD-30 code	S-PBGA-B1760
length	42.5 mm
Configurable number of logic blocks	22540
Number of entries	600
Number of logical units	597000
Output times	600
Number of terminals	1760
Maximum operating temperature	85 °C
Minimum operating temperature
organize	22540 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1760,42X42,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.4 mm
Maximum supply voltage	0.93 V
Minimum supply voltage	0.87 V
Nominal supply voltage	0.9 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	42.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Temporary power lines

Three control light switch circuit

Infrared remote control transmitter with 60 commands

Clever use of TDA7052 as a single-chip radio circuit diagram

Multi-frequency signal generator circuit

A monostable circuit in which a trigger signal is applied to the base of a pass tube

EEWORLD University ---- Analysis and Design of a Flyback (Flyback Power Supply Design and Analysis): Analysis and Design of a Flyback : https://training.eeworld.com.cn/course/4392Analysis and Design of a Flyback1.How to Analyze and Model a Flyback Converter2.How to Model and Simulate a Flyback Conver...; 老白菜 Power technology

National Competition Questions Collection: [i=s]This post was last edited by paulhyde on 2014-9-15 09:15[/i] This is a collection of questions I collected in preparation for the next National Electronic Design Competition. You can refer to it!...; zy920 Electronics Design Contest

EEWORLD University Hall----Live Replay: TI MSP430 Scan Interface Technology and Flow Meter Solution: Live replay: TI MSP430 Scan Interface technology and flow meter solution : https://training.eeworld.com.cn/course/4581...; hi5 Talking

[Infineon XENSIV PAS CO2 sensor] Simple unboxing: Thanks to the manufacturer and eeworld's event, this is a XENSIV PAS CO2 sensor from Infineon. I couldn't wait to open it after receiving it, and I give a thumbs up to the packaging.Close-up of the se...; dql2016 Sensor

Getting Started with C++: An entry-level tutorial, well written, not afraid of you being a beginner...; linjingui Embedded System

ASP.NET Master Pages Overview: ASP.NET Master Pages Overview You can use ASP.NET master pages to create a consistent layout for the pages in your application. A single master page can define the desired look and feel and standard b...; wo2000ailuo FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components