EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXMA1D6F27C6N

Description
fpga - field programmable gate array fpga - arria V GX 2830 labs 336 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5AGXMA1D6F27C6N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXMA1D6F27C6N - - View Buy Now

5AGXMA1D6F27C6N Overview

fpga - field programmable gate array fpga - arria V GX 2830 labs 336 ios

5AGXMA1D6F27C6N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducArria V GX
Number of Logic Elements75000
Number of Logic Array Blocks - LABs2830
Total Memory8463 kbi
Number of I/Os336
Operating Supply Voltage0.85 V, 1.1 V, 1.15 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-672
Data Rate3.125 Gbps
Embedded Block RAM - EBR463 kbi
M10K Memory8000 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature0 C
Number of Transceivers9
PackagingTray
Factory Pack Quantity40
2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
What happens if the board adapter is powered by 5V1A and another port is powered by 5V?
I drew a simple diagram. The development board uses a 5V1A adapter for power supply. The 485 terminal is connected to the computer for data monitoring. In the figure, CN1 is used as the communication ...
suoma MCU
The touch screen doesn't work, but the mouse does???
I used QT4 to make an interface on a touch tablet, but the touch doesn't work, I can only use the mouse, what should I do???...
micjevons Embedded System
Why is this not defined? The header file has a 430 header file.
:surrender: I have been working on this LCD for half a week and still can't fix it. I am so frustrated....
天天1 Microcontroller MCU
Reprint: Appreciation of works in the "Elevator 60 Years Later" Creative Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i]The "Elevator in 60 Years" creative design competition jointly organized by Fast Elevator and Visual Alliance is in full swing. Many en...
蓝黑血 Energy Infrastructure?
How to convert GB2312 encoded byte stream into Chinese in MicroPython?
I want to convert the gb2312 encoded byte stream b'\xc4\xfa\xb5\xc4\xb5\xd8\xd6\xb7' into Chinese. I can do it on the computer, as shown in the figure below , but it doesn't work in micropython. Pleas...
2602082487 MicroPython Open Source section
Switching Power Supply Design Guide
[i=s]This post was last edited by paulhyde on 2014-9-15 03:29[/i] Switching Power Supply Design Guide...
owlcjy Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 994  1446  2465  2366  2680  20  30  50  48  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号