5SGSMD6N1F45C2N datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGSMD6N1F45C2N

5SGSMD6N1F45C2N: Descriptionfpga - field programmable gate array fpga - stratix V GS 2320 labs 840 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSMD6N1F45C2N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSMD6N1F45C2N	-	-	View	Buy Now

5SGSMD6N1F45C2N Overview

fpga - field programmable gate array fpga - stratix V GS 2320 labs 840 ios

5SGSMD6N1F45C2N Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GS
Number of Logic Elements	583000
Number of Logic Array Blocks - LABs	220000
Total Memory	51.71 Mbi
Number of I/Os	840
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1932
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	6.71 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	48
Packaging	Tray
Factory Pack Quantity	12

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

CR1 series soft starter forward and reverse operation circuit

Several electronic ignition circuits

Multifunctional display LCD display chip circuit

555 quadruple frequency multiplication circuit

Charging circuit composed of MAXl678/MAXl736 and its working principle

Addition and Multiplication in FPGA Design: In FPGA design, addition, subtraction, and multiplication are described using Verilog HDL language. It is very simple, directly +, -, *, without any doubt, but the bit width of the signal in the calcu...; tx_xy FPGA/CPLD

The first article introduces Ansys software: [size=2]I have played with Ansys software for a few days and found it quite interesting and helpful. Judging from the online charges, it is also good for commercial use. In the following articles, I w...; wugx Industrial Control Electronics

Altera board JTAG cannot burn program: [i=s] This post was last edited by ligongxiaobie on 2014-10-31 10:35 [/i] [color=#ff0000] Now a new phenomenon has appeared. A board can be programmed using JTAG. CONF_DONE is also set high, and the n...; ligongxiaobie FPGA/CPLD

Route Binding: Hello everyone, when I modify the route binding program, it always shows "Match Desc Req", "Non Matched", and no match is found. Can you provide me with some advice?...; 林晓松 RF/Wirelessly

Is there anyone here who likes Jane Zhang’s music?: Some of them are here! Go to the 50th floor to release a series of beautiful MVs of Jane Zhang~...; richiefang Talking

Electronic Professional Dictionary: This is useful for reading English data manuals....; leekuip TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components