5SGSMD8N3F45I3N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGSMD8N3F45I3N

5SGSMD8N3F45I3N: Descriptionfpga - field programmable gate array fpga - stratix V GS 2567 labs 840 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSMD8N3F45I3N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSMD8N3F45I3N	-	-	View	Buy Now

5SGSMD8N3F45I3N Overview

fpga - field programmable gate array fpga - stratix V GS 2567 labs 840 ios

5SGSMD8N3F45I3N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1932
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B1932
length	45 mm
Configurable number of logic blocks	26240
Number of entries	840
Number of logical units	695000
Output times	840
Number of terminals	1932
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
organize	26240 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1932,44X44,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.9 mm
Maximum supply voltage	0.88 V
Minimum supply voltage	0.82 V
Nominal supply voltage	0.85 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	45 mm

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Repair signal tracer circuit for radio

Soil moisture meter circuit

The input is 12V DC electromagnetic and the output is 120V AC power circuit.

Shuanghua JDB-LQ-TZ star-delta starting circuit (2)

Photovoltaic cell-silicon transistor control circuit

Thermometer circuit

About XILINX soft core?: I encountered such a problem. When executing the following C language program (single-step execution), when it reaches the fourth line, it does not continue to execute the fifth line, but returns to t...; eeleader FPGA/CPLD

6. System control scheme and algorithm design: [i=s]This post was last edited by sigma on 2019-6-17 11:04[/i]Some of the knowledge points involved in the "control" competition, especially those related to automatic control theory and algorithms, a...; sigma Electronics Design Contest

Are the reading and writing methods of 8G SD cards the same as those of SD cards below 2G?: 8G SD card cannot be read or written? I have seen many materials that read and write SD cards below 2G. What is the difference between them?...; dotafengvs ARM Technology

MAX232/MAX232A transceiver and its application: MAX232/MAX232A transceiver and its application...; zzzzer16 RF/Wirelessly

Considerations for selecting solid-state relays: When using solid-state relays, users should pay attention to the application conditions and reasonable selection of solid-state relay performance parameters and load capacity. The following four aspec...; 灞波儿奔 Microcontroller MCU

When does the A/D interrupt execute?: #pragma vector=ADC12_VECTOR __interrupt void ADC12_ISR(void) The receive interrupt is triggered when there is a reception, so when does the A/D interrupt occur? When I perform single-step debugging, w...; 面纱如雾 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components