or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.4
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
Lattice Diamond
®
design software allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools
to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE™ modules for the LatticeXP2 family. By
using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
March 2014
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards.
PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic
also includes pre-engineered support to aid in the implementation of high speed source synchronous standards
such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.
The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Hello everyone, I recently used keil4 to study the ATSAM3S2C chip. I need to use malloc to dynamically apply for space size, but the call always fails. The problem is that the stack is set too small. ...
The board is a self-made CPU minimum development board, with only CPU+RAM+FLASH. The CPU is PXA270, and the flash chip is Intel's 28F128J3A, connected to nSC0 chip select. Memory situation: Memory: 64...
For example, PWM outputs a DC level through an RC low-pass filter. How do I select the RC parameters? What is the relationship between the RC parameters and the PWM frequency? Please advise...
The serial clock SCL and serial data SDA of the PROM are connected to the master MCU and then connected to the SCL and SDA of the clock IC. What does this mean?...
Original article by Mr. Gaosu | Jiang JieThe price of memory sticks tripled in half a year. The memory sticks that were teased by Duanyou as the "best financial product of the year" in 2017 are still ...
A 48-year-old high school dropout and pure hardware electrician negotiated to join the company. The price was 42K*16 with actual equity (in the company's articles of association)
When you encounter si...
ZTE,
caught
in the vortex of
the US ban on the sale
of chips
, has sounded the alarm for China's information technology industry and revealed China's "chip disease". Let's follow the ...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
On April 20, the Photovoltaic Summit, guided by Jiangsu Renewable Energy Industry Association, hosted by Growatt, and supported by LONGi Solar Technology Co., Ltd. and Jiangsu Bigo New Energy Group...[Details]
1. Problem When developing STM32 with IAR, I found that I could not print floating point numbers by redirecting printf to the serial port. The code is as follows: The output is as follows: It can...[Details]
I have read the source code of mbed these days, and the interface encapsulation for upper-level application calls is quite good. The code quality is relatively high, the comments are also very detai...[Details]
1.MAX31865 (1 Introduction The MAX31865 is an easy-to-use thermistor-to-digital converter optimized for platinum resistance temperature detectors (RTDs). External resistors set the RTD sensitivity, a...[Details]
1. Usage scenarios In the first case, when using a common STM32 delay function, similar to HAL_Delay(time), since this function uses a loop to judge and delay, when executing this function, the ent...[Details]
stm32cubeMX graphical configuration content STM32CubeMX is part of the original STMCube initiative from st microelectronics, and STM32Cube includes STM32CubeMX. STM32CubeMX is a graphical software co...[Details]
On the eve of Qingming Festival, the trade friction between China and the United States is on the rise. Let's follow the automotive electronics editor to learn more about the relevant content. Ba...[Details]
On April 16, the U.S. Department of Commerce announced that it would ban U.S. companies from selling parts, goods, software, and technology to
ZTE
for seven years, until March 13, 2025.
Th...[Details]
The parking assistance system is an important application of the active anti-collision system of automobiles in low-speed and complex urban environments, and is also a specific embodiment of the inte...[Details]
Artificial intelligence
There is no inherent bias in AI. It does not "think" something is true or false for reasons that cannot be explained by logic. Unfortunately, human bias exists in mach...[Details]
On April 18-19, 2018, at the "Second Distributed Photovoltaic Carnival" held in Hangzhou, Jinko Power and China New Energy Assets Investment, Financing and Trading Platform (hereinafter referred to as...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
What is SYSTICK: This is a 24-bit system tick timer, SysTick, with automatic reload and overflow interrupt functions. All microcontrollers based on the Cortex_M3 processor can obtain a certain time ...[Details]
Microchip MCU
京公网安备 11010802033920号
EEWORLD
