5SGXEA7N2F45C2LN datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGXEA7N2F45C2LN

5SGXEA7N2F45C2LN: Descriptionfpga - field programmable gate array fpga - stratix V GX 2560 labs 840 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXEA7N2F45C2LN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEA7N2F45C2LN	-	-	View	Buy Now

5SGXEA7N2F45C2LN Overview

fpga - field programmable gate array fpga - stratix V GX 2560 labs 840 ios

5SGXEA7N2F45C2LN Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GX
Number of Logic Elements	622000
Number of Logic Array Blocks - LABs	234720
Total Memory	57.16 Mbi
Number of I/Os	840
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1932
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	7.16 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	48
Packaging	Tray
Factory Pack Quantity	12

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

×100L161 operational amplifier

Dual remote control circuit a

STK4131II audio IC circuit diagram

Install a water cutoff protection circuit on the electric water distiller

LOGO! module controls three motor starting circuits

875p computer motherboard circuit diagram_020

About the grounding problem of network equipment?: Hello everyone, I would like to ask some questions about the grounding of network equipment (routers, switches, etc.): 1. The equipment is equipped with a three-phase power plug, and the socket is als...; crazylong1982 Integrated technical exchanges

How do you solve the problem of pointer to different objects?: I use xdata data pointer defined as followsstruct course xdata * xdata course1;struct course xdata * xdata course2;struct course xdata * xdata course3;struct course xdata * xdata course4;volatile stru...; ddllxxrr 51mcu

DSP core + coprocessor: [size=4] DSPs generally integrate dedicated coprocessors for a certain type of application, thereby accelerating the DSP algorithm. [/size][size=4] TI's research shows that for tasks such as MPEG4 enc...; fish001 DSP and ARM Processors

There are seven levels of Internet hell. Which one are you on?: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] JiShi.com News According to a report from Network World:We are in the middle of an Internet hell! And it looks a lot more like t...; Felix Mobile and portable

Design of DMA interface using MPC8260 and FPGA: In the design of a wireless communication signal detection platform based on software radio, the signal received by the antenna is processed by the frequency converter and A/D converted, and then sent...; aimyself FPGA/CPLD

GPIO port output problem when developing library functions for MSP430FR5989: Today I encountered an unknown problem when using fr5989 to control the IO port. There is no clock in the program, so the default DCO is used, but there is no phenomenon when controlling the output le...; wanyisq Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components