5SGXEB6R3F40C2N datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGXEB6R3F40C2N

5SGXEB6R3F40C2N: Descriptionfpga - field programmable gate array fpga - stratix V GX 2660 labs 432 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXEB6R3F40C2N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEB6R3F40C2N	-	-	View	Buy Now

5SGXEB6R3F40C2N Overview

fpga - field programmable gate array fpga - stratix V GX 2660 labs 432 ios

5SGXEB6R3F40C2N Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GX
Number of Logic Elements	597000
Number of Logic Array Blocks - LABs	225400
Total Memory	58.88 Mbi
Number of I/Os	432
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1517
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	6.88 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	66
Packaging	Tray
Factory Pack Quantity	21

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

X-Class CMOS sensor, do you know it?

Rectifier circuit c for dual-winding transformer output bipolar voltage

The star-connected motor is changed to a single-phase series resistor connection.

RTS9100 series circuit

Tuning indication circuit

Good Gunner Match Game Circuit

Low price transfer fpga development board: The price is negotiable. If you are interested, please contact QQ: 329566742. It is better to be in Beijing for easy delivery. It is only 60 yuan, which is very affordable. There is also a download ca...; wangrui123x Buy&Sell

How to develop a USB camera driver using DriverStudio: I have a Windows Mobile phone and I want to turn the USB camera on it into a camera on the computer. I wrote the driver myself. Now the driver and program on the phone side are ready, and I can commun...; beyondboy Embedded System

How to light up this display?: I bought a board but don't know how to connect the light display Please give me some advice, thank you...; leomeng FPGA/CPLD

Analog electronics problem in single-chip microcomputer experiment - why is my relay not closing?: As shown in the two picturesThe optocoupler is onLogically speaking, the relay coil is already energized.But why doesn't the relay close?...; 谜一样的双眼 MCU

Xunwei 3399 development board-PCIE 4G module test-compiler: 1. First copy ppp-2.4.7.tar.gz to Ubuntu, then execute the following command to decompress it: tar -xvf ppp-2.4.7.tar.gz DecompressionAfter completion, you will get the ppp-2.4.7 directory. Enter the ...; 遥寄山川 ARM Technology

AT89S552 4 74HC574, 1 74138 to make 16*16 dot matrix dynamic display of Chinese characters: Please give me some advice on how to write source code...; kpovos 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components