EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGSED6N3F45I3LN

Description
fpga - field programmable gate array fpga - stratix V GS 2320 labs 840 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size406KB,21 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5SGSED6N3F45I3LN Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGSED6N3F45I3LN - - View Buy Now

5SGSED6N3F45I3LN Overview

fpga - field programmable gate array fpga - stratix V GS 2320 labs 840 ios

5SGSED6N3F45I3LN Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducStratix V GS
Number of Logic Elements583000
Number of Logic Array Blocks - LABs220000
Total Memory51.71 Mbi
Number of I/Os840
Operating Supply Voltage0.85 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1932
Data Rate14.1 Gbps
Embedded Block RAM - EBR6.71 Mbi
Minimum Operating Temperature- 40 C
Number of Transceivers48
PackagingTray
Factory Pack Quantity12
2014.04.08
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Many of the Stratix
®
V devices and features are enabled in the Quartus
®
II software version 13.0. The
remaining devices and features will be enabled in future versions of the Quartus II software.
Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property
(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices
optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,
low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Upcoming Stratix V Device Features
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that
require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications
systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX
channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for high-
performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and
traffic management found in wireline, military communications, and network test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or
1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data
rate capability. These transceivers also support backplane and optical interface applications. These devices
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Turning waste into treasure: new uses for scrapped car tires
Scrapped car tires can be used like this! Scrapped car tires are mostly sent back to the processing plant, where they are melted, processed, and reshaped to be produced as new products. However, a Kor...
xyh_521 Creative Market
Problems with serial communication between PLC and 51 MCU (urgent help...)
The PLC I use is OMRON's CPM2A. The 51 single-chip microcomputer sends data through the key to control the data sent by the single-chip microcomputer serial port, using the external interrupt INT1. Wh...
suweibus Embedded System
About the problem of editing error after adding processor to WINCE EVC
The error is: .\ARMV4IRel\FileList.obj : fatal error LNK1112: module machine type 'ARM ' conflicts with target machine type 'X86 ' The error is like this. I know it is a processor problem. According t...
chnyuan Embedded System
IoT data card system source code - IoT technology architecture diagram
As a system network, the Internet of Things, like other networks, also has its own unique internal architecture. Do you know how many layers the architecture of the Internet of Things is divided into?...
火辣西米秀 RF/Wirelessly
Looking for the datasheet of rtl8187
If anyone has the datasheet of rtl8187B, please send it to me. I will be very grateful. Thanks li.wencheng2004@gmail.com Thanks...
chenzhongzi Embedded System
I didn't understand it after reading the book. Can you tell me about Timer_A?
When I was looking at Timer_A, I saw an example in the book that said, "Let ACLK = TACLK = 32768Hz, MCLK = SMCLK = DCOCLK = 1.048576MHz, andperiodically invert P5.1 to generate a square wave with a fr...
林hh Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1023  2630  394  1220  413  21  53  8  25  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号