5SGSMD8K2F40C3N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGSMD8K2F40C3N

5SGSMD8K2F40C3N: Descriptionfpga - field programmable gate array fpga - stratix V GS 2567 labs 696 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSMD8K2F40C3N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSMD8K2F40C3N	-	-	View	Buy Now

5SGSMD8K2F40C3N Overview

fpga - field programmable gate array fpga - stratix V GS 2567 labs 696 ios

5SGSMD8K2F40C3N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1517
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B1517
length	40 mm
Configurable number of logic blocks	26240
Number of entries	696
Number of logical units	695000
Output times	696
Number of terminals	1517
Maximum operating temperature	85 °C
Minimum operating temperature
organize	26240 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1517,39X39,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum supply voltage	0.88 V
Minimum supply voltage	0.82 V
Nominal supply voltage	0.85 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	40 mm

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

DT16-28 rough boring electrical schematic circuit (2)

Pulse width modulator circuit (2)

Zener diode threshold NOT gate circuit

latch gate circuit

50A 150VPWM DC drive circuit

A phase-locked loop (PLL) secondary frequency conversion wireless transceiver circuit that complies with the national standard for industrial remote control

AD19AD19, on a PCB that has already been copper-plated, I deleted the copper and changed the layout to redraw a PCB, but when I entered the 3D view, the original copper outline would be displayed. How can I delete this outline?: [i=s] This post was last edited by 图呢什什 on 2019-8-7 19:54 [/i] AD19, on a PCB that has already been copper-plated, the copper is deleted, the template is changed, and a new PCB is drawn. However, when...; 图呢是啥 PCB Design

For Fujitsu Cortex-M3 Easy Kit development board: How did you know your idea was selected for this activity? Because you have to make something![Suggestions] Fujitsu Cortex-M3 Easy Kit development board, what do you want to DIY?...; zhaoqibinpp DIY/Open Source Hardware

求 flash plugin for wince6.0: I have been searching for a long time but I can't find a flash plugin for Wince6.0. Please, please, please! In addition, it would be even better if there is a browser for Wince6.0! ! ! ! !...; 316666 Embedded System

[ST NUCLEO-H743ZI Review] + 1. Unboxing and setting up the environment: [i=s]This post was last edited by TL-LED on 2020-5-8 23:28[/i]I am honored to have the opportunity to evaluate the ST NUCLEO-H743ZI development board. After receiving the development board, I couldn’t...; TL-LED stm32/stm8

Asking for help from experts: How to improve data reliability when using MCU + GSM to send text messages?: The hardware combination of MCU + GSM realizes the function of sending text messages. Where should we start if we want to improve the reliability of data transmission? PS: If you want to design a hard...; biu12138biu 51mcu

I would like to ask a question about the assembly instruction MVPD: Dear seniors: ===================================== I read in the help document and the book that the MVPD instruction is to transfer data from program space to data space, but I tried it and found th...; xinyancode DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components