EEWORLDEEWORLDEEWORLD

Part Number

Search

5CGXFC4C6U19A7N

Description
fpga - field programmable gate array fpga - cyclone V GX 1886 labs 240 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size827KB,37 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5CGXFC4C6U19A7N Online Shopping

Suppliers Part Number Price MOQ In stock  
5CGXFC4C6U19A7N - - View Buy Now

5CGXFC4C6U19A7N Overview

fpga - field programmable gate array fpga - cyclone V GX 1886 labs 240 ios

5CGXFC4C6U19A7N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducCyclone V GX
Number of Logic Elements50000
Number of Logic Array Blocks - LABs18868
Total Memory2795 kbi
Number of I/Os240
Operating Supply Voltage1.1 V
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseBGA-484
Data Rate3.125 Gbps
Embedded Block RAM - EBR295 kbi
M10K Memory2500 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature0 C
Number of Transceivers6
PackagingTray
Factory Pack Quantity84
2014.07.07
Cyclone V Device Overview
Subscribe
Send Feedback
CV-51001
The Cyclone
®
V devices are designed to simultaneously accommodate the shrinking power consumption,
cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
cost-sensitive applications.
Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable
for applications in the industrial, wireless and wireline, military, and automotive markets.
Cyclone V Device Handbook: Known Issues
Lists the planned updates to the
Cyclone V Device Handbook
chapters.
Related Information
Key Advantages of Cyclone V Devices
Table 1: Key Advantages of the Cyclone V Device Family
Advantage
Supporting Feature
Lower power consumption
• Built on TSMC's 28 nm low-power (28LP) process technology
and includes an abundance of hard intellectual property (IP)
blocks
• Up to 40% lower power consumption than the previous
generation device
• 8-input adaptive logic module (ALM)
• Up to 13.59 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers
• Hard memory controllers
• Tight integration of a dual-core ARM Cortex-A9 MPCore
processor, hard IP, and an FPGA in a single Cyclone V system-
on-a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
integrated ARM
®
Cortex
-A9
MPCore processor
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Pulse FPGA
Generate 30MHz 20-40% duty cycle pulse waveform? Project outsourcing...
iVenture FPGA/CPLD
I'm going to be a father at the end of the year, please bless me
We got married at the end of last year. My wife has been pregnant for more than a month now. I calculated that the baby will be born at the end of November. I have been busy with work recently, and I ...
gaoyang9992006 Talking
Requesting installation package of IAR for 8051 V8.30
IAR for 8051 V8.30 installation package (not cracked package), please help me......
doubleword MCU
Allegro photo-painting file output
Here are some tips on how to generate light-drawing files in the Cadence plate-making tutorial Allegro. You can refer to it. [url=https://download.eeworld.com.cn/download/%E6%9D%A5%E8%87%AA%E6%98%9F%E...
快羊加鞭 Download Centre
Received the prize for the essay contest
It took nearly 5 days for the express to deliver, and today I finally received the prize for the essay contest. Except for the slow delivery, the speaker is still very powerful and better than expecte...
sjl2001 51mcu
Learning simulation + reading notes of "Operational Amplifier Noise Optimization Handbook" (Part 4)
[i=s]This post was last edited by dontium on 2015-1-23 11:23[/i] [align=left]The chapter on noise measurement introduction reading notebook mainly explains the instrument measurement of noise. Commonl...
一潭清水 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1337  805  1608  198  2191  27  17  33  4  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号