5SGSMD4H1F35C2L datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGSMD4H1F35C2L

5SGSMD4H1F35C2L: Descriptionfpga - field programmable gate array fpga - stratix V GS 957 labs 432 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSMD4H1F35C2L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSMD4H1F35C2L	-	-	View	Buy Now

5SGSMD4H1F35C2L Overview

fpga - field programmable gate array fpga - stratix V GS 957 labs 432 ios

5SGSMD4H1F35C2L Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GS
Number of Logic Elements	360000
Number of Logic Array Blocks - LABs	135840
Total Memory	23.15 Mbi
Number of I/Os	432
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1152
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	4.15 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	24
Packaging	Tray
Factory Pack Quantity	24

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Motor inching operation circuit

2Y-△ connection two-speed motor switch control circuit

Low power audio amplifier MC34119-02

Circuit diagram of white LED driven by LTC3543

Simple ultra-high voltage generator

555Fx-200 high-performance inverter power supply circuit

MCU Programming Ideas - State Machine: [i=s]This post was last edited by CokezzZ on 2021-7-15 09:13[/i]It's OK to play with single-chip microcomputers and drive all peripherals, but if you are asked to write a complete set of code, there i...; 可乐zzZ MCU

This is a driver module based on 430: This is a driver module based on 430...; sunwenjin Embedded System

I added CButtonST.cpp and CButton.h to a CFormview-based project, but the compilation failed. How can I add the CButtonST class? I am a VC\MFC novice, please help me.: I want to use CButtonST class to draw some picture buttons, and these buttons can realize click events. After importing CButtonST.cpp, CButton.h, BCMenu.cpp and BCMenu.h into the project, the project ...; binbin001 Embedded System

Calculate the time interval of the switch delay: There is a set of switches. Ideally, when a switch is pressed, each switch should be turned on at the same time. However, due to the delay, each sub-switch will be delayed after the switch is pressed....; flydragon83 Embedded System

What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler?: As the title says! What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler? What does it mean to use the RSEG pseudo-instruction multiple times in the IAR assembler? W...; chen611 Embedded System

An idea for powering equipment in remote areas~~: Please advise, using wind power to charge supercapacitors, and then using supercapacitors to power many remote outdoor devices, do you think this method is reliable?...; 老夫子 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components