5SGXEA7H2F35C1N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXEA7H2F35C1N

5SGXEA7H2F35C1N: Descriptionfpga - field programmable gate array fpga - stratix V GX 2560 labs 552 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXEA7H2F35C1N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEA7H2F35C1N	-	-	View	Buy Now

5SGXEA7H2F35C1N Overview

fpga - field programmable gate array fpga - stratix V GX 2560 labs 552 ios

5SGXEA7H2F35C1N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1152
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B1152
length	35 mm
Configurable number of logic blocks	23472
Number of entries	552
Number of logical units	622000
Output times	552
Number of terminals	1152
Maximum operating temperature	85 °C
Minimum operating temperature
organize	23472 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1152,34X34,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.9,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.6 mm
Maximum supply voltage	0.93 V
Minimum supply voltage	0.87 V
Nominal supply voltage	0.9 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	35 mm

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Logic signal long delay circuit

Bridge sensor transmit/receive circuit

Reversible reverse braking

Laser transmitter linearity control circuit

SCR constant current and constant voltage charger

A wide range of timer switching circuits

Correct use of thermocouples: [table=98%][tr][td][font=Verdana] For example, the installation position and insertion depth of the thermocouple cannot reflect the actual temperature of the furnace. In other words, the thermocouple ...; 锐特0087 Industrial Control Electronics

About compiling errors in DSP Builder: My software version is MATLAB 2010b + DSP 11.0 + QUATUS 11.0 (all 32-bit). Now that the crack is complete, when I click compile, I get an error message: Info: Generating HDL Info: Analyzing Simulink m...; yifeifei000 FPGA/CPLD

How to load WINCE serialusbfn.dll: When testing the synchronization between WINCE and PC, it was found that serialusbfn.dll was not loaded. The corresponding components and registry entries have been added. I don’t know if there is any...; woolsack Embedded System

Help, I have encountered a big problem. In the single scan mode of R5F100LE ADC, the data sampled by the four channels is shifted downward: [size=14px]When reading data, the first sampling reading changed to the second digit, the second data became the third digit, the third data became the fourth digit, and the fourth data became the fir...; 牵着泰迪去打猎 Renesas Electronics MCUs

RS485 reception has problems and data cannot be received: I am debugging RS485. The transmission is OK, but the reception is not receiving any data. I have enabled the reception. I use the RS232RS485 adapter, one end connects to the PC, the other end connect...; fanyang1968 Embedded System

September 18th -------Do you remember?: 今天是九一八事变的纪念日,大早上起来到了公司后打开QQ腾讯新闻里是关于国庆最后一阅的大幅报道还有其他杂七杂八的新闻,可是当我关上新闻的一刹那,想起居然没有一条关于9.18的新闻,记得学校里每年九一八时都有宣传板,虽然或许好多年都是一块,可最起码还告诉了我们一段让国人不可遗忘的被羞辱的历史.可是这里却没有,打开新浪,打开搜狐,还是没有,就连央视网也全是什么阅兵村的尖刀兵,什么老美放弃东欧建设导弹防御...; shub1986 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components