EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMA3E3H29I3L

Description
fpga - field programmable gate array fpga - stratix V GX 957 labs 360 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size406KB,21 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

5SGXMA3E3H29I3L Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXMA3E3H29I3L - - View Buy Now

5SGXMA3E3H29I3L Overview

fpga - field programmable gate array fpga - stratix V GX 957 labs 360 ios

5SGXMA3E3H29I3L Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducStratix V GX
Number of Logic Elements340000
Number of Logic Array Blocks - LABs128300
Total Memory22.92 Mbi
Number of I/Os360
Operating Supply Voltage0.85 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseBGA-780
Data Rate14.1 Gbps
Embedded Block RAM - EBR3.92 Mbi
Minimum Operating Temperature- 40 C
Number of Transceivers12
PackagingTray
Factory Pack Quantity24
2014.04.08
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Many of the Stratix
®
V devices and features are enabled in the Quartus
®
II software version 13.0. The
remaining devices and features will be enabled in future versions of the Quartus II software.
Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property
(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices
optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,
low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Upcoming Stratix V Device Features
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that
require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications
systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX
channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for high-
performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and
traffic management found in wireline, military communications, and network test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or
1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data
rate capability. These transceivers also support backplane and optical interface applications. These devices
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Please help me with the program,,,
I need a timing program for 51 chip. I can use a medical digital tube or 1602 display program. I am a novice and I can only display one. I can't count from 0 to 999. Please help....
姐姐早安 51mcu
On the Differences between Winter in the North and South
[size=4]I am eating popsicles in a heated room in the north[/size] [size=4]You are shivering beside a stove in the south~[/size]{:1_136:} Winter is coming, friends from the south, come to the north to...
Arya-Arya Talking
I think it is difficult for FPGA to replace the FPGA+DSP architecture now. My thoughts and conclusions during this period
FPGA is getting bigger and bigger now. Some companies, such as Xilinx, have built-in DSP cores in their FPGAs. Many people are discussing that FPGA will replace the mainstream architecture of complex ...
zhj1985 FPGA/CPLD
SensorTile.Box Unboxing 2——What's in the TF card
I saw a post before that mentioned the TF card in the SensorTile.Box . I took it out and took a look. It was a SanDisk 8G card. There is a file named " defaultApp.json " in the TF card. Let's try to p...
tobot ST MEMS Sensor Creative Design Competition
National Semiconductor Provides Power Management Solutions for High-Voltage Power Conversion Systems
National Semiconductor Provides Power Management Solutions for High-Voltage Power Conversion Systems As new generations of products are constantly being introduced, the requirements for power conversi...
fighting Power technology
PMSM3.1
PMSM3.1...
安_然 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2190  1796  2328  648  328  45  37  47  14  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号