EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXBB3D4F31I5N

Description
fpga - field programmable gate array fpga - arria V GX 13688 labs 384 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5AGXBB3D4F31I5N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXBB3D4F31I5N - - View Buy Now

5AGXBB3D4F31I5N Overview

fpga - field programmable gate array fpga - arria V GX 13688 labs 384 ios

5AGXBB3D4F31I5N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducArria V GX
Number of Logic Elements362000
Number of Logic Array Blocks - LABs13688
Total Memory19358 kbi
Number of I/Os384
Operating Supply Voltage0.85 V, 1.1 V, 1.15 V
Maximum Operating Temperature+ 100 C
Mounting StyleSMD/SMT
Package / CaseFBGA-896
Data Rate6.5536 Gbps
Embedded Block RAM - EBR2098 kbi
M10K Memory17260 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature- 40 C
Number of Transceivers9
PackagingTray
Factory Pack Quantity27
2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Serial port online simulation and software simulation
I recently wrote a small serial communication program. When doing software simulation, the data can be stored in the transmit register, but when connecting the chip for online simulation, the data can...
李小川希比 Microchip MCU
What should I do if some pins of MSP430f5529 LaunchPad are not brought out?
What should I do if some pins of MSP430f5529 LaunchPad are not brought out?...
子夜山外 Microcontroller MCU
MSP430 Tutorial 12: MSP430 MCU MSP430 Timer
The MSP430 series of microcontrollers have powerful timer resources, which play an important role in the microcontroller application system. The timer of the MSP430 (hereinafter referred to as 430) mi...
qinkaiabc Microcontroller MCU
About the three memory addressing modes of the 240X instruction set
240X addressing modes are divided into three addressing modes: immediate addressing, direct addressing, and indirect addressing. Immediate addressing instructions contain constants as the operands of ...
Aguilera Microcontroller MCU
Atmel's 802.15.4c compatible RF transceiver at86rf212 for the Chinese wireless market
Atmel Corporation announced the launch of the first IEEE P802.15.4c compliant RF transceiver for the Chinese wireless market, the AT86RF212. This fully integrated transceiver provides a very flexible ...
ljt8015 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1167  2233  2595  1110  1024  24  45  53  23  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号