5SGSMD3E1H29C2L datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 5SGSMD3E1H29C2L

5SGSMD3E1H29C2L: Descriptionfpga - field programmable gate array fpga - stratix V GS 688 labs 360 ios; Categorysemiconductor Other integrated circuit (IC); File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGSMD3E1H29C2L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGSMD3E1H29C2L	-	-	View	Buy Now

5SGSMD3E1H29C2L Overview

fpga - field programmable gate array fpga - stratix V GS 688 labs 360 ios

5SGSMD3E1H29C2L Parametric

Parameter Name	Attribute value
Manufacture	Alte
Product Category	FPGA - Field Programmable Gate Array
RoHS	Yes
Produc	Stratix V GS
Number of Logic Elements	236000
Number of Logic Array Blocks - LABs	89000
Total Memory	15.72 Mbi
Number of I/Os	360
Operating Supply Voltage	0.85 V
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	BGA-780
Data Rate	14.1 Gbps
Embedded Block RAM - EBR	2.72 Mbi
Minimum Operating Temperature	0 C
Number of Transceivers	12
Packaging	Tray
Factory Pack Quantity	24

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Delta connection motor phase failure protection circuit

Low noise infrared detector circuit diagram

Aihua CFXB type thermal insulation automatic rice cooker circuit diagram

Remote control power supply circuit diagram using LM304

Thermocouple Temperature Transmitter

HITACHI Hitachi infrared remote control circuit

Design of electroplating machine and welding machine: I would like to ask if any of you are engaged in the design of electroplating machines and welding machines? ? ? We can communicate with each other if we have the opportunity...; zhenghaoquan Industrial Control Electronics

【SensorTag】Build a BLE development platform: After searching for a long time today, I finally found the thing. 1. Download IAR. I downloaded the latest version, V8.3. Later I found the crack file. After cracking, there is no prompt. I don’t know...; dontium Wireless Connectivity

7.25 Week Highlights Review: It's time to review the highlights of the week again. Let's take a look at what wonderful posts appeared last week! [b][font=Microsoft YaHei][size=3][url=https://bbs.eeworld.com.cn/thread-495596-1-1.h...; okhxyyo Talking

Use HELPER2416 to complete the breathing light homework voting is here!: Please follow the [b]number[/b] corresponding to the video below and choose the video you think is good to vote. In the end, the best reward [b][color=#ff0000] a JLINK V8 emulator (high imitation boar...; eric_wang Embedded System

Code problem analysis-timing error: Timing problem of sdram state_cntrl_sig increases by 1 for each clock under non-idl_cycle. Which expert can tell me why the following state_cntrl_sig has to be counted until then to become an idle cyc...; eeleader FPGA/CPLD

Practical Tips | Four Myths About Ultra-Wideband (UWB) Technology: Myth 1: UWB can only operate over short distances This understanding is incorrect. While UWB is technically a short-range wireless technology (like Bluetooth, WiFi, and NFC), it's really more of a cat...; 石榴姐 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components