71T75602S133BGI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> 71T75602S133BGI8

71T75602S133BGI8: Descriptionsram x36 18m 2.5V core slow ZB; Categorysemiconductor Other integrated circuit (IC); File Size401KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

71T75602S133BGI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71T75602S133BGI8	-	-	View	Buy Now

71T75602S133BGI8 Overview

sram x36 18m 2.5V core slow ZB

71T75602S133BGI8 Parametric

Parameter Name	Attribute value
Manufacture	IDT (Integrated Device Technology)
Product Category	SRAM
RoHS	N
Package / Case	PBGA-119
Packaging	Reel
Factory Pack Quantity	1000

Preview

Download Datasheet

View All

512K x 36, 1M x 18

2.5V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

• 512K x 36, 1M x 18 memory configurations

• Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

• ZBT

Feature - No dead cycles between write and read

cycles

• Internally synchronized output buffer enable eliminates the

need to control

• Single R/W (READ/WRITE) control pin

• Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

• 4-word burst capability (interleaved or linear)

• Individual byte write (BW

) control (May tie active)

• Three chip enables for simple depth expansion

• 2.5V power supply (±5%)

• 2.5V I/O Supply (V

DDQ

)

• Power down controlled by ZZ input

• Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)

• Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA)

IDT71T75602

IDT71T75802

Features

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit

(18 Megabit) synchronous SRAMs. They are designed to eliminate dead

bus cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or Zero

Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it

read or write.

The IDT71T75602/802 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable

CEN

pin allows operation of the IDT71T75602/802

to be suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the

user to deselect the device when desired. If any one of these three is not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

Description

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Input

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

N/A

Asynchronous

Synchronous

Static

APRIL 2012

DSC-5313/10

5313 tbl 01

Recommended Resources

Analog Circuit--Miscellaneous Talk on Rectification (1)

Control and timing circuit diagram

CA1524 push-pull converter circuit diagram

Humidity sensor conversion circuit

Motor security zero connection circuit diagram

555 refrigerator lighting status detection circuit

The local terminal can only write to the internal registers of PCI9054, but cannot read them.: When making PCI9054, I used a PCI9054+FPGA board, which was inserted into the PCI slot of the PC. There was no problem in initiating DMA transfer or Target transfer from the PC configuration, but base...; eeleader-mcu FPGA/CPLD

Ask about the serial port problem of SIM300: The SIM300 data sheet says that the GSM serial port uses 8 wires. Do I need to use 8 wires? Can I use only 3 wires for receiving, sending, and ground?...; qcxf Embedded System

[Nucleo in-depth review] Part 2: Three development methods of stm32cube: 1. After opening mbed cloud development, you will see mbed.htm. Click it. Haha, you will start to rise to the top. Start cloud development and directly jump to the website [url=https://developer.mbed....; caoqing stm32/stm8

NTC negative temperature coefficient thermistor [concept, calculation method, application]: [b][color=#0000ff]NTC Negative Temperature Coefficient Thermistor[/color] [/b]NTC thermistor refers to a thermistor with a negative temperature coefficient. It is a high-performance ceramic that uses ...; 安_然 Analog electronics

Transfer ARM9 S3C2440 development board Friendly Arm QQ2440V3 + NEC 3.5 inch touch screen: I just bought a brand new development board, but I don't need it anymore for some reason. I'm selling it now! The board is from Friendly Arm (with complete information) QQ2440V3 + NEC 3.5-inch touch s...; xianquan ARM Technology

How to set up system debugging under WINCE 6: I am preparing to upgrade the system to wince 6. I have installed VS2005 and PB. I want to first create a simulated NK.bin based on the bsp of DEVICEEMULATOR, debug it on the PC and learn the startup ...; andyye1630 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components