Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
DC Electrical Characteristics
(V
CC
=
SHDN
= 3.0V, GND = 0V, no load, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C, unless otherwise
noted.) (Note 1)
PARAMETER
Supply Voltage Range
Quiescent Supply Current
Shutdown Supply Current
SYMBOL
V
CC
I
CC
I
SHDN
CONDITIONS
Guaranteed by PSRR
V
IN
= 0V, 2.5V ≤ V
CC
≤ 3.6V,
SHDN
= V
CC,
T
A
= -40°C to +85°C
V
IN
= 0V, 2.5V ≤ V
CC
≤ 3.6V,
SHDN
= V
CC,
T
A
= -40°C to +125°C
V
SHDN
= 0V
V
CC
= 2.5V
Guaranteed by DC
voltage gain (MAX9502G) V
CC
= 3.0V
Guaranteed by DC
voltage gain (MAX9502M) V
CC
= 3.0V
V
IN
= 0V
∆V
IN
/∆I
IN
R
L
= 150Ω to GND,
V
CC
= 2.5V to 3V
MAX9502G
MAX9502M
5.5
11.5
V
CC
= 2.5V
0
0
0
0
3.5
17
6
12
110
1.97
2.26
1.97
2.26
2.1
2.4
2.1
2.4
95
0.15
4
50
90
0.8
0.65
2.0
SHDN
= GND and V
CC
1
V
IN
= 0V, 2.5V ≤ V
CC
≤ 3.6V
T
A
= -40°C to +85°C
T
A
= -40°C to +125°C
6.5
12.5
230
2.23
2.54
2.23
2.54
mA
Ω
kΩ
dB
V
P-P
MIN
2.5
5.3
TYP
MAX
3.6
9
11
0.01
1
1.05
1.2
0.525
0.6
10
µA
MΩ
dB
mV
V
UNITS
V
mA
µA
Input Voltage Range
V
IN
Input Current
Input Resistance
DC Voltage Gain (Note 2)
Output Sync-Tip Level
I
IN
R
IN
A
V
V
STIP
Measured at OUT, V
IN
= 0V,
R
L
= 150Ω to GND
MAX9502G,
R
L
= 150Ω to GND
V
CC
= 2.5V,
0 ≤ V
IN
≤ 1.05V
V
CC
= 3.0V,
0 ≤ V
IN
≤ 1.2V
V
CC
= 2.5V,
0 ≤ V
IN
≤ 0.525V
V
CC
= 3.0V,
0 ≤ V
IN
≤ 0.6V
Output Voltage Swing
V
OUT
MAX9502M,
R
L
= 150Ω to GND
Output Short-Circuit Current
Threshold
Output Resistance
Shutdown Output Impedance
DC Power-Supply Rejection Ratio
LOGIC INPUTS (SHDN)
Logic-Low Level
Logic-High Level
Logic Input Current
I
SC
R
OUT
Sourcing (Note 3)
R
OUT(OFF)
V
SHDN
= 0V
PSRR
DC
V
IL
V
IH
I
IL
V
V
µA
www.maximintegrated.com
Maxim Integrated │
2
MAX9502
2.5V Video Amplifier with Reconstruction Filter
AC Electrical Characteristics
(V
CC
=
SHDN
= 3.0V, GND = 0V, R
L
= 150Ω to GND, T
A
= +25°C, unless otherwise noted.) (Note 1)
PARAMETER
Passband Flatness
Attenuation
Power-Supply Rejection Ratio
Output Impedance
Differential Gain Error
Differential Phase Error
f
dt
PSRR
Z
OUT
DG
DP
SYMBOL
CONDITIONS
V
OUT
= 2V
P-P
, f = 100kHz to 5.5MHz,
flatness is referred to 100kHz
V
OUT
= 2V
P-P
, attenuation is
referred to 100kHz
f = 100kHz
V
OUT
= 1.5V DC; f = 5MHz
NTSC, V
OUT
= 2V
P-P
NTSC, V
OUT
= 2V
P-P
MAX9502G
MAX9502M
MAX9502G
MAX9502M
f = 8MHz
f = 27MHz
35
MIN
-1
3
55
56
2.5
0.4
0.4
0.4
0.4
0.2
0.3
0.4
0.4
0
0
∆(dj/dw)
SNR
f = 100kHz to 5.5MHz
V
OUT
= 2V
P-P
, 100kHz to
5MHz
MAX9502G
MAX9502M
MAX9502G
MAX9502M
30
30
68
65
800
ns
800
220
ns
175
TYP
MAX
+1
UNITS
dB
dB
dB
Ω
%
degrees
2T Pulse-to-Bar K Rating
2T Pulse Response
2T Bar Response
Nonlinearity
Line Time Distortion
Field Time Distortion
Group-Delay Variation
Peak Signal to RMS Noise
2T = 250ns; bar time is 18µs; the beginning
2.5% and the ending 2.5% of the bar time
are ignored
2T = 250ns
2T = 250ns; bar time is 18µs; the beginning
2.5% and the ending 2.5% of the bar time
are ignored
5-step staircase
K%
K%
K%
%
%
%
ns
dB
Enable Time
t
ON
MAX9502G
V
SHDN
= 3V, V
OUT
settled to (V
IN
= 1V)
within 1% of the final voltage
MAX9502M
(V
IN
= 0.5V)
V
SHDN
= 0V, V
OUT
settled
to below 1% of the output
voltage
MAX9502G
(V
IN
= 1V)
MAX9502M
(V
IN
= 0.5V)
Disable Time
t
OFF
Note 1:
All devices are 100% production tested at T
A
= +25°C. Specifications over temperature limits are guaranteed by design.
Note 2:
DC voltage gain (A
V
) is a two-point measurement in which the output voltage swing is divided by the input voltage swing.
Note 3:
Short-circuit current is the trip current for the protection. During the protection, OUT is switched alternatively on and off.
DSP is very fast. In order to ensure the running speed of DSP, the external memory needs to have a certain speed. Otherwise, a waiting cycle needs to be added when DSP accesses the external memory.
1)...
Um, I don’t visit this forum often, but I visited it occasionally one night and found three messages, all of which were invitations to this competition. I looked at the date and found that it was the ...
What is pi closed-loop control technology? What is its principle? I searched for pi on the Internet, but there are too few related resources. I still don't understand. So I asked in the forum....
When DMA transfers 64K data, the first part of each packet in the destination space (about 4K) is the data of the next packet, and the next part is the data of the previous packet (60K). For example, ...
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
