out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain
the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be
expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated
Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/17/2015
1
IS42/45S81600F, IS42/45S16800F
DEVICE OVERVIEW
The 128Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V V
dd
and 3.3V V
ddq
memory systems containing 134,217,728
bits. Internally configured as a quad-bank DRAM with a
synchronous interface. Each 33,554,432-bit bank is orga-
nized as 4,096 rows by 512 columns by 16 bits or 4,096
rows by 1,024 columns by 8 bits.
The 128Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 128Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE function
enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM
read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1 select the bank; A0-A11 select the row). The READ
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (FOR 2MX16X4
BANKS ONLY)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
16
2
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
MODE
REGISTER
12
REFRESH
CONTROLLER
DQ 0-15
SELF
REFRESH
CONTROLLER
A10
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
12
16
DATA OUT
BUFFER
V
DD
/V
DDQ
V
ss
/V
ss
Q
16
REFRESH
COUNTER
4096
4096
4096
4096
ROW DECODER
MULTIPLEXER
12
MEMORY CELL
ARRAY
ROW
ADDRESS
LATCH
12
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
9
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/17/2015
IS42/45S81600F, IS42/45S16800F
PIN CONFIGURATIONS
54 pin TSOP - Type II for x8
V
DD
DQ0
V
DD
Q
NC
DQ1
V
SS
Q
NC
DQ2
V
DD
Q
NC
DQ3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SS
Q
NC
DQ6
V
DD
Q
NC
DQ5
V
SS
Q
NC
DQ4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A9
BA0, BA1
DQ0 to DQ7
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
Data Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/17/2015
3
IS42/45S81600F, IS42/45S16800F
PIN CONFIGURATIONS
54 pin TSOP - Type II for x16
V
DD
DQ0
V
DD
Q
DQ1
DQ2
V
SS
Q
DQ3
DQ4
V
DD
Q
DQ5
DQ6
V
SS
Q
DQ7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SS
Q
DQ14
DQ13
V
DD
Q
DQ12
DQ11
V
SS
Q
DQ10
DQ9
V
DD
Q
DQ8
V
SS
NC
DQMH
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/17/2015
IS42/45S81600F, IS42/45S16800F
PIN CONFIGURATION
54-ball BGA for x16
(Top View) (8.00 mm x 8.00 mm Body, 0.8 mm Ball Pitch)
[font=微软雅黑][size=4]The routines provided by the SDK are based on NoneOs and use the systick clock. I ported FreeRTOS at the beginning, so I couldn't use them directly and had to re-port them[/size][/f...
STMicroelectronics (ST) has decided to expand its ultra-small low-G linear acceleration sensor and launched the low-power, low-cost 3-axis acceleration sensor "LIS302ALK". This product is a small MEMS...
2015 Fall ## University Electronic Design Competition Topic: Digital DC Microampere Ampere Meter Design and make a digital display DC ammeter. The specific requirements are as follows: 1. Basic requir...
Wave soldering is a crucial electronic component soldering technique used in the production of a wide range of electronic devices, from home appliances to computers to avionics. The process is wide...[Details]
As time goes by, people are increasingly concerned about their own and their families' health. However, existing monitoring devices for individual vital signs have struggled to gain market share du...[Details]
Industrial computers with GPUs leverage powerful parallel processing to build deep learning models to analyze and respond to optical inputs. The systems develop an understanding of visual data to i...[Details]
Compared to cloud databases, minicomputers are purpose-built for decentralized, rugged computing at the edge of the network. By moving applications, analytics, and processing services closer to the...[Details]
For new energy vehicles, the importance of batteries is unquestionable. Not only does it determine the performance of the vehicle, but the battery density also has a great relationship with the veh...[Details]
On August 21, it was reported that Intel's new generation of AI chip Jaguar Shores was recently exposed for the first time.
According to photos shared by Andreas Schilling, the Jaguar Shores t...[Details]
Today,
the Intel®
Universal
Quick Connector (UQD) Interchangeability Alliance was officially established
. At the inaugural ceremony, Intel and its first certified partners—Invicta...[Details]
Using an electronic load is like thinking of it as a resistor that dissipates the power supply's output. The most straightforward mode is the CR constant resistance mode. In this mode, by setting a...[Details]
Electronics engineers all know that transient voltage suppression (TVS) diodes are used to protect ports, preventing damage to downstream circuits caused by transient voltage surges. In short, TVS ...[Details]
In the wave of electrification and intelligence in the automotive industry, the E/E architecture is transitioning from distributed to domain control and then to regional architecture.
Th...[Details]
EVTank predicts that all-solid-state batteries will achieve small-scale mass production in 2027 and large-scale shipments by 2030. Global solid-state battery shipments will reach 614.1GWh, of which...[Details]
At the 2025 KeyBanc Investor Conference,
ON
Semiconductor CEO Hassane S. El-Khoury, framing global industrial transformation as the basis for
his strategic layout in two high-growth sect...[Details]
Amid the rapid advancement of automotive intelligence, on-board storage has become a thorny bottleneck restricting the "large-scale popularization" of advanced assisted driving.
On the o...[Details]
According to the latest financial report data, thanks to its leading position in advanced technology, TSMC's profit performance in the second quarter of 2025 was extremely impressive, with net prof...[Details]
Most electric vehicles currently lack a gearbox, only a single-speed reduction gearbox. This includes Teslas, but that doesn't mean electric vehicles don't need a gearbox. Thanks to the constant to...[Details]
NXP MCU
京公网安备 11010802033920号
EEWORLD
