without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such
applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
12/9/2013
1
IS42S83200G, IS42S16160G
IS45S83200G, IS45S16160G
DEVICE OVERVIEW
The 256Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V V
dd
and 3.3V V
ddq
memory systems containing 268,435,456
bits. Internally configured as a quad-bank DRAM with a
synchronous interface. Each 67,108,864-bit bank is orga-
nized as 8,192 rows by 512 columns by 16 bits or 8,192
rows by 1,024 columns by 8 bits.
The 256Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 256Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE function
enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1 select the bank; A0-A12 select the row). The READ
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (FOR 4M
x
16
x
4
BANKS SHOWN)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
16
2
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
MODE
REGISTER
13
REFRESH
CONTROLLER
DQ 0-15
SELF
REFRESH
CONTROLLER
A10
A12
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
16
DATA OUT
BUFFER
V
DD
/V
DDQ
V
ss
/V
ss
Q
16
REFRESH
COUNTER
8192
8192
8192
8192
ROW DECODER
MULTIPLEXER
13
MEMORY CELL
ARRAY
13
ROW
ADDRESS
LATCH
13
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
9
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
12/9/2013
IS42S83200G, IS42S16160G
IS45S83200G, IS45S16160G
PIN CONFIGURATIONS
54 pin TSOP - Type II for x8
V
DD
DQ0
V
DD
Q
NC
DQ1
V
SS
Q
NC
DQ2
V
DD
Q
NC
DQ3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SS
Q
NC
DQ6
V
DD
Q
NC
DQ5
V
SS
Q
NC
DQ4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A12
A0-A9
BA0, BA1
DQ0 to DQ7
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
Data Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
12/9/2013
3
IS42S83200G, IS42S16160G
IS45S83200G, IS45S16160G
PIN CONFIGURATIONS
54 pin TSOP - Type II for x16
V
DD
DQ0
V
DD
Q
DQ1
DQ2
V
SS
Q
DQ3
DQ4
V
DD
Q
DQ5
DQ6
V
SS
Q
DQ7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SS
Q
DQ14
DQ13
V
DD
Q
DQ12
DQ11
V
SS
Q
DQ10
DQ9
V
DD
Q
DQ8
V
SS
NC
DQMH
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A12
A0-A8
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
12/9/2013
IS42S83200G, IS42S16160G
IS45S83200G, IS45S16160G
PIN CONFIGURATION
54-ball TF-BGA for x8
(Top View) (8.00 mm x 8.00 mm Body, 0.8 mm Ball Pitch)
Following Apple's launch of a 145 yuan cleaning cloth , Tesla today announced the launch of a truck-shaped whistle: the price is $50, about RMB 318, and it is sold in limited quantities. According to ...
Are the startup codes for each model of LM chip the same? ? If different, what should I refer to when writing driver code? How to determine the addresses in various startup codes? ? ? ? ? ? ? ? Gentle...
As far as I know, the program in the flash can be read out by a programmer. Wouldn't it be easy for someone to steal it? Is there any good way to solve this problem?...
I want to do Linux development, so I searched online
I found that the development packages are not easy to find.
Hope you can post it if you have any.
Thanks in advance
QQ: 175232683...
[align=left]On November 26, 2015, Texas Instruments Incorporated (TI) held the 2015 TI MCU and Wireless Connection Technology Seminar at the InterContinental Hotel Shenzhen. The conference showcased T...
The global PV inverter market will shrink from $6.3 billion in 2017 to $3.7 billion in 2022 due to falling prices, according to GlobalData.
Global PV Inverter Market Value to Shrink to $3.7 Bil...[Details]
For 80,000
ZTE
(000063.SZ) employees and more Chinese ICT (information and communication technology) industry practitioners, the news from across the ocean on the evening of April 16 kept t...[Details]
In the actual project development process, we often need to get the running time of a section of code. The usual method is to use an oscilloscope to measure it. This blog post will use SysTick to acc...[Details]
I have read the source code of mbed these days, and the interface encapsulation for upper-level application calls is quite good. The code quality is relatively high, the comments are also very detai...[Details]
1. About FPU transplantation As long as the chip has FPU function, the use of FPU is generally enabled by default. You can also select it in the Options tab; 2. About the transplantation of DSP li...[Details]
I have always wanted to write some posts and blogs, but I just couldn't bear to do it as I just graduated. After some preparation, I decided to write down some of the things I learned in the past few...[Details]
Time flies. Since the beginning of 2018, news related to home appliance companies have repeatedly made headlines, and competition in the home appliance market continues to intensify. In order to be...[Details]
On April 18-19, 2018, at the "Second Distributed Photovoltaic Carnival" held in Hangzhou, Jinko Power and China New Energy Assets Investment, Financing and Trading Platform (hereinafter referred to as...[Details]
Timing and protocol are two key points in digital system debugging, and they are also where logic analyzers can play their most valuable role. How can we use a logic analyzer to quickly complete wiri...[Details]
At present, the Beidou system has achieved industrial breakthroughs and leapfrog development in five major areas, including the automotive OEM market, smart phones, and high-precision applications....[Details]
The adoption rate of serverless
cloud
computing
is gradually increasing, but it has not yet reached people's expectations. Various surveys show that serverless
is
still
an eme...[Details]
In recent years, in order to meet the needs of social development, more and more companies have entered the fields of smart phones, artificial intelligence,
VR
, AR, etc. After seeing the d...[Details]
As the brain of a mobile phone, the mobile phone processing chip is of great importance. Xiaomi, which started out as the MIUI company, has long been keenly aware of the gap between China and devel...[Details]
On May 16, in response to
the public opinion storm caused by
Lenovo's
"
5G
voting" incident,
Lenovo
Holdings Chairman and
Lenovo
Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
Recently, Jiangsu GoodWe Power Technology Co., Ltd. ("GoodWe") unveiled two products of the SDT family, the 17kW smart photovoltaic inverter GW17KN-DT and the 20kW smart photovoltaic inverter GW20KN-D...[Details]
Talking
京公网安备 11010802033920号
EEWORLD
