IS61DDB22M18-250M3L datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> IS61DDB22M18-250M3L

IS61DDB22M18-250M3L: Descriptionsram 36m (2mx18) 250ns ddr II sync sram; Categorysemiconductor Other integrated circuit (IC); File Size572KB，25 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric Compare View All

IS61DDB22M18-250M3L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	IS61DDB22M18-250M3L	-	-	View	Buy Now

IS61DDB22M18-250M3L Overview

sram 36m (2mx18) 250ns ddr II sync sram

IS61DDB22M18-250M3L Parametric

Parameter Name	Attribute value
Manufacture	ISSI
Product Category	SRAM
RoHS	Yes
Memory Size	36 Mbi
Access Time	0.35 ns
Supply Voltage - Max	1.89 V
Supply Voltage - Mi	1.71 V
Maximum Operating Curre	550 mA
Maximum Operating Temperature	+ 125 C
Minimum Operating Temperature	- 40 C
Mounting Style	SMD/SMT
Package / Case	FBGA
Packaging	Tray
Maximum Clock Frequency	250 MHz
Factory Pack Quantity	105
Type	Synchronous

Preview

Download Datasheet

View All

36 Mb (1M x 36 & 2M x 18)

DDR-II (Burst of 2) CIO Synchronous SRAMs

May 2009

Features

• 1M x 36 or 2M x 18.

• On-chip delay-locked loop (DLL) for wide data

valid window.

• Common data input/output bus.

• Synchronous pipeline read with self-timed late

write operation.

• Double data rate (DDR-II) interface for read and

write input ports.

• Fixed 2-bit burst for read and write operations.

• Clock stop support.

• Two input clocks (K and K) for address and con-

trol registering at rising edges only.

• Two input clocks (C and C) for data output con-

trol.

• Two echo clocks (CQ and CQ) that are delivered

simultaneously with data.

• +1.8V core power supply and 1.5, 1.8V V

DDQ

used with 0.75, 0.9V V

REF

• HSTL input and output levels.

• Registered addresses, write and read controls,

byte writes, data in, and data outputs.

• Full data coherency.

• Boundary scan using limited set of JTAG 1149.1

functions.

• Byte write capability.

• Fine ball grid array (FBGA) package

- 15mm x 17mm body size

- 1mm pitch

- 165-ball (11 x 15) array

• Programmable impedance output drivers via 5x

user-supplied precision resistor.

Description

The 36Mb

IS61DDB21M36

and

IS61DDB22M18

are synchronous, high-performance

CMOS static

random access memory

(SRAM) devices.

These

SRAMs have a common I/O

bus. The rising

edge

of K clock initiates the

read/write

operation, and

all internal operations are

self-

timed.

Refer to the

Timing Reference Diagram for Truth

Table

on page

for a description of the basic opera-

tions of these

DDR-II (Burst of 2) CIO

SRAMs.

The input addresses are registered on all rising

edges of the K clock. The DQ bus operates at

double data rate for reads and writes. The following

are registered internally on the rising edge of the K

clock:

•

Read and write addresses

Address load

Read/write enable

Byte writes

Data-in

The following are registered on the rising edge of

the K clock:

• Byte writes

• Data-in for second burst addresses

Byte writes can change with the corresponding data-

in to enable or disable writes on a per-byte basis. An

internal write buffer enables the data-ins to be regis-

tered one cycle later than the write address. The first

data-in burst is clocked with the rising edge of the

next K clock, and the second burst is timed to the

following rising edge of the K clock.

During the burst read operation, at the first burst the

data-outs are updated from output registers off the

second rising edge of the C clock (1.5 cycles later).

At the second burst, the data-outs are updated with

the third rising edge of the corresponding C clock

(see page

8).

The K and K clocks are used to time

the data-outs whenever the C and C clocks are tied

high.

The device is operated with a single +1.8V power

supply and is compatible with HSTL I/O interfaces.

Integrated Silicon Solution, Inc. — 1-800-379-4774

Rev.

05/08/09

36 Mb (1M x 36 & 2M x 18)

DDR-II (Burst of 2) CIO Synchronous SRAMs

The data-in provided for writing is initially kept in write buffers. The information on these buffers is written into

the array on the following write cycle. A read cycle to the last write address produces data from the write

buffers. Similarly, a read address followed by the same write address produces the latest write data. The

SRAM maintains data coherency.

During a write, the byte writes independently control which byte of any of the two burst addresses is written

(see

X18/X36 Write Truth Tables

on page

and

Timing Reference Diagram for Truth Table

on page

8).

Whenever a write is disabled (R/W is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM

to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance

driven by the SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range

of RQ to guarantee impedance matching is between 175Ω and 350Ω, with the tolerance described in

Programmable Impedance Output Driver DC Electrical Characteristics

on page

13.

The RQ resistor should

be placed less than two inches away from the ZQ ball on the SRAM module. The capacitance of the loaded

ZQ trace must be less than 3 pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ must never

be connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by

drifts in supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable

impedances values. The final impedance value is achieved within 1024 clock cycles.

Clock Consideration

This device uses an internal DLL for maximum output data valid window. It can be placed in a stopped-clock

mode to minimize power and requires only 1024 cycles to restart.

No clocks can be issued until V

reaches its allowable operating range.

Single Clock Mode

This device can be also operated in single-clock mode. In this case, C and C are both connected high at

power-up and must never change. Under this condition, K and K will control the output timings.

Either clock pair must have both polarities switching and must never connect to V

REF

, as they are not differ-

ential clocks

Integrated Silicon Solution, Inc. — 1-800-379-4774

Rev.

05/08/09

IS61DDB22M18-250M3L Related Products

	IS61DDB22M18-250M3L	IS61DDB21M36-250M3L	IS61DDB42M18-250M3L
Description	sram 36m (2mx18) 250ns ddr II sync sram	sram 36m (1mx36) 250mhz ddr II sync sram	sram 36m (2mx18) 250ns ddr II sync sram
Manufacture	ISSI	ISSI	ISSI
Product Category	SRAM	SRAM	SRAM
RoHS	Yes	Yes	Yes
Memory Size	36 Mbi	36 Mbi	36 Mbi
Packaging	Tray	Tray	Tray
Factory Pack Quantity	105	105	105
Access Time	0.35 ns	-	0.35 ns
Supply Voltage - Max	1.89 V	-	1.9 V
Supply Voltage - Mi	1.71 V	-	1.7 V
Maximum Operating Curre	550 mA	-	550 mA
Maximum Operating Temperature	+ 125 C	-	+ 70 C
Minimum Operating Temperature	- 40 C	-	0 C
Mounting Style	SMD/SMT	-	SMD/SMT
Package / Case	FBGA	-	FBGA
Maximum Clock Frequency	250 MHz	-	250 MHz
Type	Synchronous	-	Synchronous

Recommended Resources

A cascade amplifier consisting of a grounded source and common base amplifier

One of the power outage and incoming call alarm circuits

Line load indicator circuit

Time proportional thermostat circuit

Computer motherboard circuit diagram 820 1_44

Circuit diagram: Car mp3 transmitter

About the power consumption optimization design in embedded DSP design: Optimizing power consumption is an important but often elusive design goal for digital signal processor (DSP)-based systems. Today, DSP-based devices often combine multiple applications that were prev...; Jacktang Microcontroller MCU

Refuting some of the noise about STC89: The reviews of STC on the Internet are not very good, so I gave it a try and I still haven't found any problems. I use 89C58...; 电子制作 MCU

Recommended books on embedded development (VI) --- Real-time interface technology for embedded microcomputer systems: [align=center][size=5][b]Recommendation of excellent books on embedded development (VI) ---[font=宋体]Real-time interface technology of embedded microcomputer system[/font][/b][/size][/align] [size=4]Wi...; tiankai001 Download Centre

Can PXA300 (Monahans) support 1024x768 resolution?: Can PXA300 (Monahans) support 1024x768 resolution?...; lawly Embedded System

Please help me with my future direction.: Hello everyone, I have been confused for a long time and still can't see the direction. Please help me if you are wise. I sincerely ask for advice. I came to Shenzhen directly after graduation and wor...; jspp Embedded System

When measuring voltage with the ADC_12 of msp430f149, the detected value jitters severely. What should I do?: Internal AD, 2.5V reference, 12 bits, theoretical accuracy 0.0006, but when actually measuring, the percentile of the measured value will shake, please help......; chaoqian1119 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components