IS61DDPB24M18A-400M3L datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> IS61DDPB24M18A-400M3L

IS61DDPB24M18A-400M3L: Descriptionsram 72mb 400mhz 4mx18 ddr iip sync sram; Categorysemiconductor Other integrated circuit (IC); File Size935KB，31 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric View All

IS61DDPB24M18A-400M3L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	IS61DDPB24M18A-400M3L	-	-	View	Buy Now

IS61DDPB24M18A-400M3L Overview

sram 72mb 400mhz 4mx18 ddr iip sync sram

IS61DDPB24M18A-400M3L Parametric

Parameter Name	Attribute value
Manufacture	ISSI
Product Category	SRAM
RoHS	Yes
Memory Size	72 Mbi
Organizati	4 M x 18
Interface	Parallel
Supply Voltage - Max	1.9 V
Supply Voltage - Mi	1.7 V
Maximum Operating Curre	1050 mA
Maximum Operating Temperature	+ 70 C
Minimum Operating Temperature	0 C
Mounting Style	SMD/SMT
Package / Case	FBGA-165
Packaging	Tray
Maximum Clock Frequency	400 MHz
Memory Type	DDR-IIP
Factory Pack Quantity	105

Preview

Download Datasheet

View All

IS61DDPB24M18A/A1/A2

IS61DDPB22M36A/A1/A2

4Mx18, 2Mx36

72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



2Mx36 and 4Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data

valid window.

Common I/O read and write ports.

Synchronous pipeline read with self-timed late write

operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.5 cycle read latency.

Fixed 2-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output interface.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mm x 15mm & 15mm x 17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

Data Valid Pin (QVLD).

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (A/A1/A2) is to define options.

IS61DDPB22M36A : Don’t care ODT function and

pin connection

IS61DDPB22M36A1: Option1

IS61DDPB22M36A2: Option2

Refer to more detail description at page 6 for each

ODT option.

DECEMBER 2015

DESCRIPTION

The 72Mb IS61DDPB22M36A/A1/A2 and

IS61DDPB24M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have a common I/O bus. The rising

edge of K clock initiates the read/write operation, and all

internal operations are self-timed. Refer to the

Timing

Reference Diagram for Truth Table

for a description of the

basic operations of these DDR-IIP (Burst of 2) CIO SRAMs.

Read and write addresses are registered on alternating rising

edges of the K clock. Reads and writes are performed in

double data rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes



Data-in for first burst addresses



Data-Out for second burst addresses

The following are registered on the rising edge of the K#

clock:



Byte writes



Data-in for second burst addresses



Data-Out for first burst addresses

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock.

During the burst read operation, the data-outs from the first

bursts are updated from output registers of the third rising

edge of the K# clock (starting two and half cycles later after

read command). The data-outs from the second burst are

updated with the fourth rising edge of the K clock where read

command receives at the first rising edge of K.

The device is operated with a single +1.8V power supply and

is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C1

12/01/2015

IS61DDPB24M18A/A1/A2

IS61DDPB22M36A/A1/A2

Ball Descriptions

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous

data outputs and can be used as a data valid indication. These signals are free running clocks and

do not stop when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Data input and output signals. Input data must meet setup and hold times around the rising edges of

K and K# during WRITE operations. These pins drive out the requested data when the read

operation is active. Valid output data is synchronized to the respective CQ and CQ#.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses DQ0~DQ17. DQ18~DQ35 should be treated as NC pin.

The x36 device uses DQ0~DQ35.

Synchronous Read or Write input. When LD# is low, this input designates the access type (read

when it is High, write when it is Low) for loaded address. R/W# must meet the setup and hold times

around edge of K.

Synchronous load. This input is brought Low when a bus cycle sequence is defined. This definition

includes address and read/write direction.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground of the device

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this ball

to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE 1149.1 input pins for JTAG

IEEE 1149.1 output pins for JTAG

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

DQ0 - DQn

Bidir

R/W#

LD#

Input

reference

Power

Ground

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C1

12/01/2015

IS61DDPB24M18A/A1/A2

IS61DDPB22M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information on these buffers is written into

the array on the third write cycle. A read cycle to the last two write address produces data from the write buffers.

Similarly, a read address followed by the same write address produces the latest write data. The SRAM maintains data

coherency.

During a write, the byte writes independently control which byte of any of the two burst addresses is written. (See

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table)

Whenever a write is disabled (R/W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

values. The final impedance value is achieved within 1024clock cycles.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Locked Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to

enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match

the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one cycle latency and a longer access time which is known in DDR-I or old QUAD

mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C1

12/01/2015

Recommended Resources

7-minute timer reminder circuit

Direct field-oriented speed control of asynchronous motors

Fuse/thin wire transmitter circuit diagram

Using two chips to form a switching power supply circuit with multiple outputs

Multifunctional conversion circuit

Photosensitive tracking control circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components