EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01BG-2148CDI

Description
LVPECL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size229KB,22 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3QV01BG-2148CDI Overview

LVPECL Output Clock Oscillator

8N3QV01BG-2148CDI Parametric

Parameter NameAttribute value
Objectid1266566049
Reach Compliance Codecompliant
Manufacturer's serial numberIDT8N3QV01
Oscillator typeLVPECL
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
FEBRUARY 24, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
BBB LCD CAPE Schematic and PCB
[i=s]This post was last edited by chenzhufly on 2014-3-12 12:28[/i] Here is the design information of BBB LCD CAPE for your reference.File summary, with surprises: [hide][/hide]...
chenzhufly DSP and ARM Processors
A simple program compilation problem occurred and I don't know how to solve it
Compilation error: Error: Node "clk_div" of type Logic cell has no legal location I don't know how to solve it, can anyone give me some advice? Thank you.See the figure for details...
江汉大学南瓜 FPGA/CPLD
Show off the Nuvoton NUC505 development board
I received the Nuvoton NUC505 development board today. NUC505 is a development board based on the Nuvoton M4 core. It comes with multiple peripherals such as TF card, USB, LINE IN, headphone output, m...
dcexpert Talking
The problem of opening the dialog box is very strange
Hi everyone, I have a question: There are three buttons on the main process window. Each button opens a process and each process opens a dialog box. The problem is that when I click a button, how can ...
young_Zyj Embedded System
[TI Course] Questions about calculating the effective value of pfc inductor current
Shouldn't it be the square of the low frequency effective value? In the video, it is the square of the maximum value....
ooylc TI Technology Forum
Which development board runs Android more smoothly at present?
Which platform development board can run Android more smoothly? I hope it has a higher cost performance. Please give me some advice....
chenzhufly Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 58  519  14  2455  2786  2  11  1  50  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号