EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-61585V6-152

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, FP-70
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size358KB,46 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-61585V6-152 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, FP-70

BU-61585V6-152 Parametric

Parameter NameAttribute value
Objectid1154981655
package instructionDFP, FL70,1.0
Reach Compliance Codecompliant
Address bus width16
boundary scanNO
letter of agreementMIL-STD-1553A; MIL-STD-1553B; MCAIR; STANAG-3838
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CDFP-F70
length48.26 mm
low power modeYES
Number of serial I/Os2
Number of terminals70
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL70,1.0
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height3.81 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width25.4 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65170/61580 AND BU-61585
MIL-STD-1553A/B NOTICE 2 RT
AND BC/RT/MT, ADVANCED
COMMUNICATION ENGINE (ACE)
Make sure the next
Card you purchase
has...
®
FEATURES
Fully Integrated MIL-STD-1553
Interface Terminal
Flexible Processor/Memory Interface
Standard 4K x 16 RAM and Optional
12K x 16 or 8K x 17 RAM Available
Optional RAM Parity Generation/
Checking
Automatic BC Retries
Programmable BC Gap Times
BC Frame Auto-Repeat
Flexible RT Data Buffering
Programmable
I
llegalization
DESCRIPTION
DDC's BU-65170, BU-61580 and BU-61585 Bus Controller / Remote
Terminal / Monitor Terminal (BC/RT/MT) Advanced Communication
Engine (ACE) terminals comprise a complete integrated interface
between a host processor and a MIL-STD-1553 A and B or STANAG
3838 bus.
The ACE series is packaged in a 1.9 -square-inch, 70-pin, low-profile,
cofired MultiChip Module (MCM) ceramic package that is well suited
for applications with stringent height requirements.
The BU-61585 ACE integrates dual transceiver, protocol, memory
management, processor interface logic, and a total of 12K words of
RAM in a choice of DIP or flat pack packages. The BU-61585 requires
+5 V power and either -15 V or -12 V power.
The BU-61585 internal RAM can be configured as 12K x 16 or 8K x
17. The 8K x 17 RAM feature provides capability for memory integri-
ty checking by implementing RAM parity generation and verification
on all accesses. To minimize board space and “glue” logic, the ACE
provides ultimate flexibility in interfacing to a host processor and inter-
nal/external RAM.
The advanced functional architecture of the ACE terminals provides
software compatibility to DDC's Advanced Integrated Multiplexer
(AIM) series hybrids, while incorporating a multiplicity of architectural
enhancements. It allows flexible operation while off-loading the host
processor, ensuring data sample consistency, and supports bulk data
transfers.The ACE hybrids may be operated at either 12 or 16 MHz.
Wire bond options allow for programmable RT address (hardwired is
standard) and external transmitter inhibit inputs.
Selective Message Monitor
Simultaneous RT/Monitor Mode
FOR MORE INFORMATION CONTACT:
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Technical Support:
1-800-DDC-5757 ext. 7771
All trademarks are the property of their respective owners.
©
1992, 1999 Data Device Corporation
Help with MRC p15,0,R0,c0,c0,0
Is the instruction MRC p15,0,R1,c0,c0,0 used to read the ID number of the ARM CPU into the ARM register R1? If so, I have now embedded a .s file with the following assembly content in the EVC environm...
ATT001 Embedded System
What is the use of placing the interrupt flag in the interrupt program?
interrupt[PORT_vector]void PORT1(void){if(P1IFG&BIT0){Delay();if(P1IFG&BIT0){Execution body;P1IFG&=~BIT0;}}}Can this remove jitter? I feel that judging the interrupt flag in the interrupt program can ...
maihy1985 Microcontroller MCU
STM32DAC and PWM clock are not synchronized, please help
I use the internal DAC of the stm32L4 chip to generate a sine wave, and then use the timer's PWM to generate a square wave. However, I found through an oscilloscope that the two waveforms are not sync...
lulongqin12 stm32/stm8
Learn Analog + Learn Operational Amplifier Gain Error Design Guide
[i=s]This post was last edited by dontium on 2015-1-23 11:39[/i] [b][size=2]Operational Amplifier Gain Error Design Guide[/size][/b][size=2]deyisupport./blog/b/signalchain/archive/2013/10/01/51518.asp...
machinnneee Analogue and Mixed Signal
How to place component packages outside the Package Keepin area in Allegro
I set the Package Keepin area when drawing the PCB in Allegro. Now I want to place the DB25 connector on the edge of the PCB. Part of the component needs to go beyond the PCB frame, and of course it a...
文心雕龙7 PCB Design
Joined the semiconductor industry since yesterday!
But I don't really know much about this industry, please give me some advice!...
mjiqng Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2473  2490  2812  1724  9  50  51  57  35  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号